Int
ern
at
i
onal
Journ
al of Ele
ctrical
an
d
Co
mput
er
En
gin
eeri
ng
(IJ
E
C
E)
Vo
l.
11
,
No.
1
,
Febr
uar
y
2021
, pp.
7
80
~
787
IS
S
N:
20
88
-
8708
,
DOI: 10
.11
591/
ijece
.
v
11
i
1
.
pp
780
-
787
780
Journ
al h
om
e
page
:
http:
//
ij
ece.i
aesc
or
e.c
om
Electri
cal
c
ha
racteri
zation
of si
n
an
owire
GAA
-
T
F
ET
b
ase
d
on
d
imensio
ns
down
s
calin
g
Fir
as
Natheer
A
b
dul
-
K
ad
ir
1
, Yasir
Ha
s
him
2
, Mohamm
ed Naz
mus S
h
ak
ib
3
, F
aris
H
as
s
an
T
aha
4
1
,4
Depa
rtment
of
Elec
tr
ical Engi
n
ee
ring
,
Co
ll
eg
e of
Engi
n
ee
rin
g,
Univer
sit
y
of
Mos
ul,
Ira
q
2
Depa
rtment
of C
om
pute
r
Engi
n
ee
ring
,
Fa
cul
t
y
o
f
Engi
n
ee
ring
,
T
ishk I
nte
rn
at
ion
a
l
Univer
si
t
y
,
Ira
q
3
Facul
t
y
of Elect
ric
a
l
and
E
lectr
o
nic
s E
ng
ine
er
ing
Technol
og
y
,
Un
ive
rs
it
i
Mal
a
y
s
ia Paha
ng,
Mal
a
y
s
i
a
Art
ic
le
In
f
o
ABSTR
A
CT
Art
ic
le
history:
Re
cei
ved
A
pr
30, 202
0
Re
vised
A
ug 13
,
2020
Accepte
d
S
e
p 8
, 2
020
Thi
s
rese
arc
h
pa
per
expl
a
ins
the
eff
ect
of
the
di
m
ensions
of
Gate
-
all
-
aro
un
d
Si
nanowir
e
tu
nnel
ing
f
ie
ld
e
ffe
ct
tra
nsistor
(GA
A
Si
-
N
W
TFET
)
o
n
ON
/OFF
cur
ren
t
rat
io
,
dr
ai
n
ind
uce
s
bar
r
ie
r
lower
ing
(DIBL)
,
s
ub
-
thre
shold
sw
ing
(S
S),
and
thre
shold
volt
ag
e
(V
T
).
The
se
pa
ramet
ers
are
cr
itical
fac
tors
of
the
cha
r
acte
ri
stic
s
of
tu
nnel
fi
el
d
eff
e
ct
tra
nsis
tors
.
Th
e
Silv
aco
T
CAD
has
bee
n
used
to
st
ud
y
th
e
elec
tri
c
al
ch
ara
c
te
r
isti
c
s
of
S
i
-
NW
TF
ET
.
Outpu
t
(ga
te
vo
ltage
-
dr
ai
n
cur
r
ent
)
charac
t
eri
sti
cs
with
cha
nne
l
dimen
sions
were
sim
ula
te
d.
Resul
ts
show
tha
t
50n
m
long
nanowir
es
with
9nm
-
18nm
dia
m
et
er
and
3nm
oxide
t
hic
kness
tend
t
o
have
the
best
n
anowir
e
tunne
l
f
ie
ld
eff
e
ct
tra
nsistor
(Si
-
N
W
TFET
) char
acte
ristics.
Ke
yw
or
d
s
:
Dow
ns
cal
in
g
GAA
Nano
wire
S
ub
-
t
hr
es
hold
swing
TFET
This
is an
open
acc
ess arti
cl
e
un
der
the
CC
B
Y
-
SA
l
ic
ense
.
Corres
pond
in
g
Aut
h
or
:
Yasir Has
him
,
Dep
a
rtm
ent o
f C
om
pu
te
r
E
ng
i
neer
i
ng,
Tishk I
nter
national
U
niv
e
rsity
(
TI
U),
Kurd
ist
a
n
-
E
r
bil, I
ra
q.
Em
a
il
:
ya
sir.h
ashim
@ti
u.
edu
.
iq
1.
INTROD
U
CTION
The
t
unnel
fiel
d
-
e
ff
ect
tr
ansis
tor
(TFE
T)
is
a
sem
ic
on
du
ct
or
s
de
vice
us
e
d
to
a
prom
isin
g
can
did
at
e
at
low
po
wer
app
li
cat
io
ns
i
n
na
nom
et
er
scal
es
m
os
tl
y
b
ecause
t
he
c
onve
ntion
al
m
et
a
l
-
ox
i
de
-
sem
ic
ondu
ct
or
fiel
d
e
ff
ect
tra
ns
ist
or
(M
OSF
ET)
a
ppr
oac
he
d
th
e
ph
ysi
cal
and
the
rm
al
lim
it
s.
Howev
e
r
,
the
esse
ntial
ph
ysi
cal
lim
it
at
ion
of
MOSFET
t
hat
is
to
scal
e
the
m
at
the
su
bm
ic
ro
n
re
gion
is
the
pu
r
su
i
ng
short
c
hanne
l
eff
ect
s
(S
C
Es)
[
1]
.
Th
e
sil
ic
on
na
no
wire
t
ran
sist
or
is
al
so
use
d
a
s
a
ca
nd
i
date
dev
ic
e
w
hich
has
t
he
e
xcell
ent
ga
te
con
t
ro
ll
ed
a
nd
highly
influ
e
nced
el
ect
rical
beh
a
vior
to
ov
e
rc
om
e
the
pro
blem
s
caused
by
s
hort
c
hannel
eff
ect
s
[
2
-
5
]
.
I
n
the
la
st
decad
e,
the
ra
pid
de
ve
lo
pm
ent
in
sh
ri
nk
i
ng
of
se
m
ic
on
duct
ors
dev
ic
e
le
d
to
t
he
short
channel
e
ff
ect
s
as
ve
ry
ha
rs
h
pro
blem
su
ch
as
increa
sin
g
drai
n
i
nduce
d
ba
rr
ie
r
lo
wer
i
ng
(DIBL)
,
a
nd
m
any
researc
h
ha
ve
been
do
ne
in
t
he
la
st
deca
de
to
fin
d
t
he
s
ubsti
tuti
ve
de
vice
struct
ur
e
f
or
st
riving
im
pr
ove
m
ents.
Subseque
ntly
dev
ic
e
str
uctures
su
c
h
as
do
ub
le
-
gate
(
DG),
s
urr
oundin
g
-
gate
(SG)
,
ga
te
al
l
arou
nd
(
GAA
)
and
car
bon
na
no
tu
be
(CN
T)
Fi
nF
E
Ts
a
nd
gra
ph
e
ne
-
na
no
-
ri
bbon
(GNR)
t
ransi
stors
ha
ve
bee
n
i
ncite
d
for
res
olv
i
ng
the
scal
in
g
m
atter
of
bulk
t
ra
ns
ist
ors
[6
-
11
]
.
Gate
al
l
arou
nd
-
sil
ic
on
na
no
wi
re
tu
nn
el
i
ng
FET
(GAA
-
Si
N
W
T
FET)
has
m
os
t
optim
iz
ed
gate
str
uctu
re
than
the
Fi
nF
ET
s.
T
he
key
pe
rfo
rm
a
nce
for
a
transist
or
is
the
dr
ai
n
c
urre
nt
(I
d
)
,
dra
in
in
du
ce
d
ba
rr
ie
r
lo
wer
in
g
(DIBL
)
,
t
hr
e
sh
ol
d
volt
age
(V
T
)
,
su
b
-
th
res
ho
l
d
s
lop
(S
S
)
a
nd
fa
ste
r
switc
hi
ng
perform
ance
(
I
ON
/
I
OFF
)
wh
ic
h
is
relat
ed
to
t
he
sub
-
t
hr
es
hold
slo
p
wh
e
n
t
he
tra
ns
i
stor o
per
at
e at
low v
oltage
[
12
]
.
Evaluation Warning : The document was created with Spire.PDF for Python.
In
t J
Elec
&
C
om
p
En
g
IS
S
N:
20
88
-
8708
Ele
ct
ric
al char
acteri
za
ti
on
of
si n
anowire
G
AA
-
TF
ET
base
d on
…
(
Fir
as
Natheer
Ab
dul
-
K
adir
)
781
SS
≅
(
1
+
)
(1)
Wh
e
re
C
d
a
nd
C
ox
are the
drain a
nd oxide
ca
pacit
ance,
r
es
pe
ct
ively
w
it
h:
=
60
/
(2)
The
sub
-
thre
s
ho
l
d
slo
p
(S
S
)
is
the
vo
lt
ag
e
app
li
ed
on
t
he
gate
to
ch
ang
e
th
e
dr
ai
n
cur
re
nt
by
decad
e
[1
3
].
To
ob
ta
i
ning
a
low
sub
-
thre
sh
ol
d
sl
op
(SS
<
60
m
V
/d
ec)
a
n
d
hi
gh
switc
hing
perf
or
m
ance
(
I
ON
/
I
OFF
>
10
5
)
[14],
the
quantum
m
echani
s
m
in
tun
neli
ng
TF
ETs
has
been
intr
oduc
ed
as
a
su
bs
ti
tuti
on
carrier
in
j
ect
io
n
m
echan
is
m
i
n
MOSFE
Ts which suff
e
rs
f
rom
ther
m
al
lim
i
ta
ti
on
[
1
5
-
17
]
. O
the
r
adv
a
nta
ge
s o
f
the
TFETs
a
re
to
reduce
le
a
ka
ge
cu
rr
e
nt
,
a
nd
to
pro
vid
e
higher
c
urren
t
tha
n
the
MO
SFE
T,
bette
r
el
ect
r
os
ta
ti
c
con
t
ro
l,
prev
e
ntion
of
t
he
s
hort
c
ha
nn
el
e
ffec
ts
an
d
s
uitab
le
to
fa
bri
cat
e
with
CM
O
S
processin
g
te
c
hn
iqu
es
[1
8
-
22
]
.
The
re
fore
the
TFET
s
hav
e
been
ga
ining
popula
r
it
y
ov
er
MOS
FETs
in
the
te
chnolo
gy
no
de
s
[
23
]
.
Seve
ral
ex
cel
le
nt
arti
cl
e
and
over
view
hav
e
been
done
in
t
he
la
st
few
ye
ars
ag
o,
wh
ic
h
su
m
m
arize
the
TFE
T
m
od
ern
on
sp
e
ci
fic
TFET
topi
c
[
24
]
.
Acc
ord
ing
to
af
or
em
entione
d
res
ults
that
are
abo
ut
char
act
e
rizat
ion
an
d
featur
e
s
f
or
T
FET,
this
pap
e
r
is
pro
posed
.
Ther
e
f
or
e
the
i
m
po
rtance
of
the
w
ork
li
es
in
wh
at
it
shows
from
inv
est
igate
d
c
ha
racteri
zat
ion f
or ele
ct
rical
p
a
ram
et
ers
wh
ic
h ca
n be c
riti
cal
f
act
or of T
FET
.
2.
RESEA
R
CH MET
HO
D
The
G
A
A
N
W
Si
-
TFET is a
P
-
I
-
N
st
ru
ct
ur
e
w
it
h
an
intri
nsi
c se
m
ic
on
duct
or
par
t (
I)
betw
een h
ea
vily
dope
d
s
ource
(
p
+
)
an
d
the
drai
n
(
n
+
).
By
us
in
g
band
-
to
-
band
tu
nnel
in
g
FET
m
echan
ism
,
gate
al
l
arou
nd
con
t
ro
ls
t
he
t
unnelin
g
betw
een
the
c
hann
el
and
(
s
ource
an
d
dr
ai
n
)
re
gions
as
s
how
ed
in
F
i
gure
1
[25]
Fig
ure
2
s
how
s
a
cro
ss
-
sect
ion
al
area
of
th
e
dev
ic
e.
T
he
sil
ic
on
cha
nn
el
rad
ius
is
(R
)
f
or
the
gate
le
ngth
(
L)
wh
ic
h
has
do
ping
co
nce
ntra
ti
on
with
10
16
per
cm
-
3
,
Si
O
2
has
bee
n
us
e
d
as
a
gat
e
ox
i
de
diele
c
tric
and
the
co
ns
ta
nt
dopi
ng
pro
file
has
bee
n
sel
e
ct
ed
of
10
20
per
cm
-
3
fo
r
t
he
both
s
ourc
e
and
dr
ai
n
r
egio
n.
The
tu
nn
el
i
ng
process
is
tra
nsfer
el
ect
r
on
or
hole
thr
ough
the
jun
ct
io
n,
t
hi
s
process
cau
s
es
pairs
of
el
ec
tro
ns
and
hole
s,
he
nc
e
the
tra
nsfer
rates
of
el
ect
r
ons
a
nd
hole
s
a
re
op
posit
e
an
d
e
qu
al
[2
6
].
We
us
e
d
in
t
hi
s
w
ork
non
l
ocal
ba
nd
to
band
t
unnel
ing
m
od
el
to
ve
sti
ge
the
t
unne
li
ng
gen
e
rati
on
rate
a
cr
os
s
a
tunneli
ng
le
ngth
a
nd
inco
rpor
at
es
t
he
cha
ng
e
i
n
th
e
el
ect
ric
fiel
d
al
ong
the
tu
nnel
ing
le
ngth.
This
m
od
el
is
m
or
e
accurat
e
for
r
eve
rse bia
sed
tunneli
ng ju
nct
ion
with
high
dopi
ng and c
ons
erv
at
io
n
s
ub
-
thres
hold
slo
p u
p
to
60 m
V/ d
e
c.
(a)
(b)
Figure
1.
Ene
r
gy b
a
nd
for
a
TFET a
nor
m
al
ly
o
ff
dev
ic
e.
(
a
)
t
he gate
full
y de
plete
s the c
hanne
l
,
(b)
a
posit
ive
ga
te
v
olta
ge
tu
r
ns
t
he
c
hannel
on
[
23]
Figure
2.
The
s
chem
at
ic
3
D
struct
ur
e
,
and
(b)
t
he
ove
rall
d
im
ension
of
GAA
FET
Evaluation Warning : The document was created with Spire.PDF for Python.
IS
S
N
:
2088
-
8708
In
t J
Elec
&
C
om
p
En
g,
V
ol.
11
, No
.
1
,
Febr
uar
y
2021
:
7
8
0
-
78
7
782
The
de
vice
ha
s
bee
n
st
ru
ct
ured
an
d
sim
ulate
d
by
us
i
ng
Sil
vaco
TCA
D
[
27
]
in
s
pecif
ie
d
scal
in
g
dow
n
dim
ension
s
within un
de
rl
yi
ng
physi
cs
w
it
h
tunneli
ng p
he
no
m
ena p
r
opos
e
d
by K
a
ne
[2
8
]
. T
he
des
ign
e
d
TFET
in
this
pap
e
r,
sim
ulate
with
var
io
us
di
m
ension
s
f
or
channel
ra
diu
s
(
R
),
cha
nn
e
l
le
ng
th
(
L
)
an
d
gat
e
ox
i
de
thic
kn
e
s
s
(T
OX
)
t
o
stu
dy
the
el
ect
rical
char
act
e
rizat
ion
an
d
a
naly
sis
i
m
po
rta
nce
pa
ram
et
ers
eff
e
ct
s
on
the
de
vice
su
c
h
as
D
IBL,
SS
,
G
m
,
V
T
and
O
N/OFF
cu
rr
e
nt
rati
o.
The
dim
ensio
ns
pr
of
il
e
has
bee
n
sel
ec
te
d
to
be
(
25,
18,
9,
5)
nm
fo
r
c
ha
nnel
ra
diu
s
,
(
20
0,
100,
50,
25)
nm
fo
r
c
hanne
l
le
ng
th
a
nd
(
4,
3,
2,
1)
nm
fo
r
gate
ox
i
de
thic
kn
e
ss.
T
he
softw
are
can
ge
nerat
e
us
ef
ul
ch
aracte
risti
c
G
AA
TFET
c
urves
f
or
resea
rch
e
rs
,
especial
ly
to
f
ul
ly
ex
plain t
he unde
rly
ing
physi
cs of TF
ET.
This
sim
ulati
on
to
ol
is
util
iz
ed
to
in
vestig
at
e
the
c
har
act
erist
ic
s
of
the
Si
-
GAA
T
FE
T
base
d
on
var
i
ou
s
c
ha
nn
e
l’s
par
am
et
ers.
The
outp
ut
ch
aracte
risti
c
curves
of
the
tra
nsi
stor
unde
r
di
fferent
co
ndit
ions
an
d
with
diff
e
ren
t
par
am
et
ers
are
consi
der
e
d. Th
e eff
ect
s
of v
a
r
ia
ble ch
a
nn
el
dim
ension
s,
n
a
m
el
y; ch
an
nel
le
ng
th
,
width
an
d
oxi
de
thic
kness
i
n
a
dd
it
io
n
t
o
scal
ing
facto
r
of
the
TFET
,
are
determ
ined
base
d
on
th
e
I
–
V
char
act
e
risti
cs
that
der
ive
d
from
the
si
m
ulati
on
.
I
n
this
pap
e
r,
the
I
d
–
V
g
c
har
act
eri
sti
cs
of
transi
stor
at
the
te
m
per
at
ure
of
300
K
a
r
e
si
m
ulate
d
an
d
eval
uated
wi
th
the
sim
ulatio
n
pa
ram
et
ers
for
cha
nnel
le
ng
t
hs
,
channel
diam
eter
s,
a
nd c
hann
el
o
xi
de
thic
kn
esses ha
ve
b
ee
n
li
ste
d
i
n
Ta
bl
e 1
.
Table
1.
Sim
ul
at
ion
par
am
et
e
rs
Si
m
u
latio
n
ty
p
e
Variable
P
ara
m
ete
rs
Co
n
stan
t Par
a
m
ete
rs
Ch
an
n
el leng
th
ef
fect
Ch
an
n
el leng
th
(
L)
(25
,
5
0
,
1
0
0
,
an
d
20
0
)
n
m
Ch
an
n
el r
ad
iu
s (R)
(5) n
m
Ox
id
e thick
n
ess
(
T
OX
)
(1) n
m
Ch
an
n
el Dop
in
g
(
P)
10
16
cm
−3
Drain
Do
p
in
g
(
P
+
)
10
20
cm
−3
So
u
rce
Do
p
in
g
(
N
+
)
10
20
cm
−3
Drain
len
g
th
8
0
n
m
So
u
rce
len
g
th
8
0
n
m
Ch
an
n
el r
ad
iu
s ef
fect
Ch
an
n
el r
ad
iu
s (R)
(5, 9, 18
,
an
d
25
)
n
m
Ch
an
n
el leng
th
(
L)
(20
0
)
n
m
Ox
id
e thick
n
ess
(
T
OX
)
(1) n
m
Ch
an
n
el Dop
in
g
(
P)
10
16
cm
−3
Drain
Do
p
in
g
(
P
+
)
10
20
cm
−3
So
u
rce
Do
p
in
g
(
N
+
)
10
20
cm
−3
Drain
len
g
th
8
0
n
m
So
u
rce
len
g
th
8
0
n
m
Ch
an
n
el Oxid
e thick
n
ess
ef
f
ect
Ox
id
e
th
ick
n
ess
(
T
OX
)
(1, 2, 3,
an
d
4) n
m
Ch
an
n
el leng
th
(
L)
(20
0
)
n
m
Ch
an
n
el r
ad
iu
s (R)
(5) n
m
Ch
an
n
el Dop
in
g
(
P)
10
16
cm
−3
Drain
Do
p
in
g
(
P
+
)
10
20
cm
−3
So
u
rce
Do
p
in
g
(
N
+
)
10
20
cm
−3
Drain
len
g
th
8
0
n
m
So
u
rce
len
g
th
8
0
n
m
Thr
ee
sim
ulatio
n
ste
ps
we
re
cond
ucted
to
e
valuate
the
dim
ension
s
de
pe
nd
e
nt
pe
rfor
m
ance
of
TFE
T
in
te
rm
s
of
the
con
si
der
e
d
m
et
rics.
I
n
the
fi
rst
ste
p,
c
ha
nnel
le
ng
th
has
be
en
va
ried
,
w
he
reas
ot
her
c
ha
nn
el
dim
ension
s
(R
an
d
T
ox
)
wer
e
ke
pt
with
c
on
sta
nt
val
ues.
I
n
t
he
sec
ond
s
te
p,
t
he
e
ff
ect
of
cha
ngin
g
c
hannel
diam
e
te
r
has
be
en
in
vestigat
e
d
with
both
c
ha
nn
el
le
ng
t
h
a
nd
oxide
t
hick
ness
of
c
ha
nn
e
l
was
ke
pt
co
nst
ant.
In the
final ste
p,
oxide t
hick
ne
ss w
as
v
a
ried
and len
gth
a
nd
rad
i
us
of cha
nnel
w
e
re
fixe
d.
3.
RESU
LT
S
A
ND
DI
SCUS
S
ION
S
In
this
sect
io
n,
the
resu
lt
s
of
dim
ension
al
eff
ect
on
the
el
ect
rical
cha
racteri
sti
cs
pr
e
sented
a
nd
discusse
d.
D
ownsc
al
ing
of
l
eng
t
h
of
cha
nnel
(L),
ra
dio
s
of
na
nowi
re
of
c
hannel
(R)
,
an
d
oxide
th
ic
kn
es
s
(T
OX
)
a
nd
it
s
e
ff
ect
on
the
I
ON
/I
OFF
rati
o
,
s
ub
-
t
hr
es
huld
s
w
ing
(SS),
drai
n
induse
d
ba
rr
ie
r
lo
wer
i
ng
(
DIB
L),
tresh
uld
volt
ag
e (
V
T
), an
d
tra
ns
c
onduct
ance
(G
m
)
of c
ha
nn
e
l
hav
e
b
ee
n st
udie
d.
3.1
.
D
ownsc
aling
ch
annel
length
T
he
res
ult
of
the
eff
ect
of
scal
ing
dow
n
of
channel
le
ng
t
h
(L)
on
the
e
le
ct
rical
char
act
erist
ic
s
of
GAA
N
W
-
TF
ET
h
as
been
i
nv
e
sti
gated,
t
he
channel
le
ng
th
L
has
bee
n
scal
ed
dow
n
from
20
0nm
to
25nm
,
wh
e
reas
oxi
de
thicknes
s
an
d
rad
ius
wer
e
kep
t
c
on
sta
nt
at
1
nm
and
5
nm
,
resp
ect
ively
.
Also,
th
e
dr
ai
n
vo
lt
age
for
t
ra
ns
fe
r
c
h
aracte
r
ist
ic
s h
as b
ee
n chose
n
t
o
be
V
DD
1 V.
T
he sim
ulati
on
of tran
s
fer
c
ha
racteri
sti
cs
(drain
cu
rr
e
nt
I
d
–
gate
vo
lt
ag
e
V
g
)
has
bee
n
co
nducted
with
dif
fer
e
nt
values
of
cha
nnel
le
ng
th
s
L,
wh
e
r
e
L=2
5,
50, 1
00,
200nm
.
Evaluation Warning : The document was created with Spire.PDF for Python.
In
t J
Elec
&
C
om
p
En
g
IS
S
N:
20
88
-
8708
Ele
ct
ric
al char
acteri
za
ti
on
of
si n
anowire
G
AA
-
TF
ET
base
d on
…
(
Fir
as
Natheer
Ab
dul
-
K
adir
)
783
Ba
sed
on
the
ob
ta
ine
d
res
ults
that
il
lus
trat
e
d
in
Fi
gure
3,
the
I
ON
/I
OFF
rat
io
e
xponentia
ll
y
increases
with
t
he
c
hann
el
le
ng
t
h
le
ss
than
100
nm
,
wh
il
e,
f
or
cha
nn
el
le
ngth
ab
ov
e
100nm
the
I
ON
/I
OFF
we
re
alm
os
t
const
ant.
As
s
how
n
in
Fig
ur
e
3,
the
m
axim
u
m
value
of
the
I
ON
/I
OFF
rati
o
is
m
or
e
tha
n
3.2
*10
3
at
L
≥
10
0
nm
.
Figure
4
sho
ws
the
relat
ion
of
SS
an
d
DI
BL
char
act
e
risti
c
with
cha
nnel
le
ng
t
h,
this
fig
ure
exp
la
in
t
hat
the
S
S
i
m
pr
oved
a
nd
decr
ease
d
as
the
channel
le
ng
t
h
increa
se
d
up
to
50
nm
and
re
ache
d
72.6
m
V/dec,
wh
il
e,
for
L
≥
50nm
,
the
value
s
o
f
S
S
wer
e
al
m
os
t
const
ant.
F
or
DI
BL
,
the
re
sul
ts
in
Figure
4
sh
ows
t
hat
the
DI
B
L
decr
ease
s
with
increasin
g
c
ha
nn
el
le
ngt
h
up
to
100nm
,
t
hen
t
he
val
ue
s
of
DI
BL
w
ere
al
m
os
t
con
sta
nt
at
1
06 m
V/V.
Figure 5
sho
ws
the
relat
ion
of leng
th of
gate with
tra
ns
co
nd
uc
ta
nce (
G
m
)
a
nd
t
hr
es
hold volt
age
(
V
T
)
,
bo
t
h
V
T
a
nd
Gm
increased
li
near
ly
with
L
up
to
L=
50nm
,
then
bot
h
(G
m
an
d
V
T
)
al
m
os
t
con
st
ant
f
or
L
≥
50
nm
. A
ccordin
g
these
r
e
su
lt
s the best
an
d
m
ini
m
al
Lg
m
us
t be abo
ut 5
0 nm
that has
best DIBL,
G
m
and
V
T
wit
h
acce
pt
able I
ON
/I
OFF
.
Figure
3.
C
ha
r
act
erist
ic
s o
f
I
ON
/I
OFF
rati
o
wit
h
L
F
igure
4
.
T
he
c
har
act
er
est
ic
s
of SS
a
nd
DI
B
L w
it
h
channel l
e
ng
t
h
Figure
5.
The
leng
t
h of gate
e
ff
ect
on
tra
ns
c
onduct
ance
(
G
m
)
and
t
hr
es
hold
vo
lt
age
(V
T
)
3.2
.
D
ownsc
aling
ch
annel
radi
us
The
m
ini
m
izing
of
c
ha
nn
el
r
adius
R
an
d
it
s
eff
e
ct
on
th
e
el
ect
rical
chara
ct
erist
ic
s
of
GAA
T
FET
hav
e
bee
n
in
ve
sti
gated
in
this
sect
ion
.
T
he
va
lue
of
R
was
change
d
(
5,
9,
18
a
nd
25
nm
)
wh
il
e
L=2
00
nm
and
T
OX
=
15
nm
.
Figure
6
s
hows
the
el
ect
ri
cal
char
act
eris
ti
cs
of
I
ON
/I
OFF
rati
o
dep
e
nd
ing
on
the
e
ffec
t
of
changin
g
c
ha
nnel
ra
diu
s
R.
T
he
I
ON
/I
OFF
rati
o
f
or
both
volt
ages
(
V
D
=
1
V
an
d
V
G
=
1.
5
V
).
T
he
I
ON
/I
OFF
rati
o
is
increasin
g
pro
portio
nal
wit
h
inc
reasin
g
c
hannel
ra
dius.
It
is
possible
to
rec
o
gniz
e
that
at
R
lowe
r
tha
n
10nm
there
are
hig
hly
increas
ing
in
I
ON
/I
OFF
rati
os
,
w
hile
at
R
hig
her
tha
n
10nm
there
are
lower
inc
reasing
i
n
I
ON
/I
OFF
rati
os
.
So,
if
th
e
cha
nn
el
dim
et
er
m
ini
m
iz
e
fr
om
25nm
to
10nm
,
the
I
ON
/I
OFF
rati
os
with
de
crease
d
Evaluation Warning : The document was created with Spire.PDF for Python.
IS
S
N
:
2088
-
8708
In
t J
Elec
&
C
om
p
En
g,
V
ol.
11
, No
.
1
,
Febr
uar
y
2021
:
7
8
0
-
78
7
784
from
3.
9
*1
0
5
to
7*
10
4
res
pe
ct
ively
.
Wh
il
e,
the
m
ini
m
izing
the
cha
nnel
r
adius
f
ro
m
10nm
to
5n
m
will
dro
p
dow
n
the
I
ON
/I
OFF
rati
os
fro
m
7
*1
0
4
to
3.2*
10
3
re
sp
ect
ively
.
Figure
7
de
pic
ts
the
var
ia
ti
on
of
SS
an
d
D
I
BL
values
with
var
ia
ble
cha
nn
el
ra
diu
s
.
The
SS
hi
gh
ly
i
m
pr
oved
a
nd
increase
d
f
ro
m
72.8
t
o
57.
5
m
V/dec
wh
en
the
ra
diu
s
c
ha
ng
e
d
from
5
to
10
nm
resp
ec
ti
vely,
the
SS
inc
reas
ed
sli
gh
tl
y
to
50
m
V/dec
wh
e
n
the
ra
diu
s
i
n
creased
t
o
25nm
.
Figu
re
7
il
lustrate
that
the
BIDL
beh
a
vior
lo
ok
li
ke
sam
e
as
SS,
the
D
IBL
i
m
pr
ov
e
d
an
d
dro
pp
e
d
hi
gh
l
y
al
so
from
11
6
t
o
60
m
V/
V
with
rad
i
us
f
r
om
5
to
10
nm
respec
ti
vely
,
and
dro
pped
sli
gh
tl
y
from
60
t
o
38
m
V/V
with
the
ra
nge
of
ch
anne
l
rad
i
us
10 to 2
5nm
.
Fu
rt
her
m
or
e,
the
im
pacts
of
va
ryi
ng
cha
nnel
ra
diu
s
on
V
T
a
nd
G
m
ar
e
il
lustrate
d
i
n
Fi
gure
8.
The
t
hr
es
hold
vo
lt
age
is
al
m
os
t
c
on
sta
nt
re
gardless
c
ha
nnel
widt
h
e
xcept
at
the
R
=
10
nm
,
w
her
e
V
T
sco
re
s
the
highest
val
ue
of
0.13
V.
Finall
y,
t
he
G
m
increased
as
channel
rad
i
us
increase
d.
G
GA
TF
ET
ach
ie
ved
higher
G
m
at
D
=
25
nm
,
the
G
m
char
act
erist
ic
s
increase
d
with
de
creasi
ng
R
an
d
ac
hiev
ed
the
l
ow
e
r
va
lue
at
D
=
5
nm
.
Acco
r
ding
these
r
esults
the
m
inim
al
R
with
good
el
ect
rical
char
act
erist
ic
s
m
us
t
be
abo
ut
10
nm
that has
b
est
D
IBL,
Gm
an
d V
T
wit
h
acce
ptable I
ON
/I
OFF
.
F
igure
6
.
C
ha
r
act
erist
ic
s o
f
I
ON
/I
OFF
rati
o
wit
h
R
F
igure
7
.
T
he
var
ia
ti
on
of
SS
and
DI
BL
w
it
h
R
Figure
8
.
C
ha
r
act
erist
ic
s o
f
V
T
an
d G
m
with
R
3.3
.
D
ownsc
aling
c
h
annel
oxide
th
ic
knes
s
Figure
s
9
t
o
11
sh
ow
the
cha
nnel
ox
i
de
thick
ness
va
riat
ion
i
n
relat
ion
t
o
th
e
el
ect
rical
char
act
erist
ic
s
of
G
AA
TFE
T
.
F
or
t
h
is
sim
ula
ti
on
ste
p
,
T
OX
has
been
var
ie
d
(
1,
2,
3
a
nd
4
nm
),
the
c
hannel
le
ngth
a
nd
channel
ra
dius
has
been
k
e
pt
con
sta
nt
at
200
nm
and
5nm
resp
ect
ively
.
Figure
9
il
lustrate
s
the
re
la
ti
on
Evaluation Warning : The document was created with Spire.PDF for Python.
In
t J
Elec
&
C
om
p
En
g
IS
S
N:
20
88
-
8708
Ele
ct
ric
al char
acteri
za
ti
on
of
si n
anowire
G
AA
-
TF
ET
base
d on
…
(
Fir
as
Natheer
Ab
dul
-
K
adir
)
785
betwee
n
the
I
ON
/I
OFF
rati
o
with
the
c
hannel
oxide
thic
kn
e
ss
.
T
he
m
i
nim
u
m
I
ON
/I
OF
F
rati
o
(
3.1*1
0
3
)
with
V
DD
=
1
V
w
as
ob
ta
ine
d
at
m
ini
m
u
m
T
OX
=
1
nm
and
then
inc
rease
d
to
2.5
*
10
13
at
T
OX
=
4
nm
.
Fr
om
the
res
ults
s
hown
in
Fig
ur
e
10,
it
is
cl
ea
r
th
at
for
a
lo
wer
channel
ox
i
de
thickne
ss,
T
OX
=
1
nm
the
TF
ET
ha
s
sh
ow
n
w
or
se
S
S
cha
racteri
sti
cs
with
the
bes
t
SS
value
of
72.
8
m
V/dec
c
om
par
ed
to
othe
r
T
OX
val
ues.
T
he
S
S
i
m
pr
oved
with
in
creasi
ng
T
OX
and
the
best
value
(
21.
4
m
V/V)
wa
s
at
T
OX
=
3nm
.
Figu
re
10
al
s
o
disp
la
ys
channel
ox
i
de
thickne
ss
ver
s
us
DI
BL
c
ha
ra
ct
erist
ic
s
of
T
FET
.
DI
BL
in
creased
li
near
l
y
with
inc
reasi
ng
T
OX
,
the
best
val
ue
at
T
OX
=1n
m
.
Figure
11
re
pr
esents
the
relat
ion
of
bo
t
h
V
T
and
G
m
,
G
m
has
a
peak
value
at
2n
m
wh
il
e V
T
incre
ased w
it
h
inc
re
asi
ng
T
ox
a
nd
it
s v
al
ue
alm
os
t con
sta
nt af
te
r
T
OX
=1n
m
.
Ac
cordin
g
these r
esults
the
m
ini
m
a
l
T
OX
with
good
el
ect
rical
chara
ct
erist
ic
s
m
us
t
be
2
nm
that
has
best
D
IB
L,
Gm
and
V
T
with
acce
ptable
I
ON
/I
OFF
.
F
igure
9
.
C
ha
r
act
erist
ic
s o
f
I
ON
/I
OFF
rati
o
wit
h
T
OX
F
igure
10
.
T
he
cha
racterest
ic
s
of SS
and
DIBL wit
h
T
OX
Figure
11. C
ha
racteri
sti
cs of
V
T
a
nd G
m
with
T
OX
4.
CONCL
US
I
O
N
The
dow
ns
cal
ing
ef
fect
on
t
he
el
ect
rical
cha
racteri
sti
cs
of G
A
A
Si
-
N
W
T
FET h
as b
ee
n
i
nv
e
sti
gated,
TCAD
sim
ulatio
n
t
oo
l
has
be
en
us
ed
to
c
rea
te
the
outp
ut
c
har
act
erist
ic
s
of
TFE
T
a
nd
th
e
crit
ic
al
par
a
m
et
ers
relat
ed
to
the
e
le
ct
rical
char
ac
te
risti
cs
transis
tor.
D
ownscali
ng
of
le
ngth
of
channel
(
L),
r
adios
of
na
now
ire
of
channel
(R)
,
a
nd
ox
i
de
thick
ness
(T
OX
)
a
nd
it
s
eff
ect
on
the
I
ON
/I
OFF
rati
o
,
s
ub
-
th
reshul
d
swi
ng
(S
S
),
dr
ai
n
induse
d
ba
rr
ie
r
lowe
rin
g
(
DIB
L),
tres
hu
l
d
vo
lt
age
(V
T
),
and
tra
ns
c
onduct
ance
(
G
m
)
of
c
hannel
ha
ve
bee
n
stud
ie
d.
T
he
re
su
lt
s
show
s
th
at
the
m
ini
m
a
l
channel
le
ngth
with
good
el
ect
rical
char
act
erist
ic
s
was
at
50nm
,
the
m
ini
m
al
chan
nel
re
diu
s w
it
h
good
el
ect
rical
char
act
erist
ic
s
was
at
10
nm
,
and
finall
y,
the
m
ini
m
al
chan
ne
l
ox
i
de
thic
knes
s w
it
h g
ood e
le
ct
rical
ch
aracte
risti
cs w
as at
r
ang
e
2 to
3nm
.
Evaluation Warning : The document was created with Spire.PDF for Python.
IS
S
N
:
2088
-
8708
In
t J
Elec
&
C
om
p
En
g,
V
ol.
11
, No
.
1
,
Febr
uar
y
2021
:
7
8
0
-
78
7
786
ACKN
OWLE
DGE
MENTS
The
a
uthors
w
ou
l
d
li
ke
to
t
hank
Ish
i
k
I
nt
ern
at
io
nal
uni
ver
sit
y
(T
IU),
Un
i
ve
rsity
of
Mosu
l,
a
nd
Un
i
ver
sit
y
M
al
ay
sia
Pahan
g
(U
MP
)
for
their
sup
port,
This
w
ork
w
as
su
pp
or
te
d
by
the
RDU
Gr
a
nt
(No: RD
U
180315
0) of the
Unive
rsiti
Mal
aysia Pah
a
ng, Ma
la
ysi
a.
REFERE
NCE
S
[1]
M.
Neisser
and
S.
W
urm
,
“
ITRS
li
thogra
ph
y
ro
admap:
2015
ch
al
l
enge
s,”
Ad
va
nce
d
Opti
cal
Te
chnol
ogi
es,
vol
.
4,
no.
4
,
pp
.
235
-
2
40,
2015
.
[2]
S.
Bangsar
unti
p,
et
al
.
,
“
High
per
form
anc
e
and
highly
un
iform
gat
e
-
all
-
aro
und
sili
con
nanowir
e
MO
S
FETs
with
wire
siz
e
d
epe
nd
ent
sc
al
ing
,
”
IE
E
E
Int
.
El
e
ct
ron
Dev
ices Meeti
ng
,
Ba
lt
imore
,
pp
.
1
-
4,
2009
.
[3]
Y.
Hashim
O.
Sidek,
“
Dim
ensiona
l
E
ffe
c
t
on
DIBL
in
Sili
c
on
Nanowire
T
ran
sistors
,
”
Ad
v
ance
d
Mat
erial
s
Re
search,
vol
.
6
26,
pp
.
190
-
194
,
2013.
[4]
H.
T.
Al
Ariqi
,
W
.
A.
Jabba
r
,
Y.
Hashim
,
H.
B.
Man
ap,
“
Chara
c
te
ri
zation
of
sili
con
nan
owire
tra
nsistor
,
”
TEL
KOMNIKA
Tele
communic
a
t
ion,
Comput
ing,
El
e
ct
ronics
and
Control
,
vo
l. 17, no. 6, pp. 2860
-
2866
,
2019
.
[5]
Y.
Hashim
,
“O
pti
m
iz
ation
of
Resista
nc
e
Load
in
4T
-
Stat
ic
Random
-
Acc
ess
Mem
ory
Cell
Based
on
Sili
co
n
Nanowire
T
ran
si
stor
,”
Journal
o
f
Nanoscie
n
ce an
d
Nanotechnolo
gy,
vo
l. 18, no. 2
,
pp
.
1199
-
1201
,
2018.
[6]
V.
M.
Srivasta
va
,
K.
S.
Yada
v,
a
nd
G.
Sing
h,
“
D
esign
and
per
for
m
anc
e
ana
l
y
sis
of
c
y
li
ndri
ca
l
su
rrounding
double
-
gat
e
MO
SF
ET
for
RF
sw
it
ch
,
”
Mic
roel
ec
troni
c
s J
ournal,
vol. 4
2,
n
o
.
10,
pp.
112
4
-
1135,
2011
.
[7]
A.
H.
Ba
y
a
ni,
D.
Dideba
n
,
J.
Voves,
and
N.
Moez
i,
“
Inve
sti
gat
ion
of
sub
-
10nm
c
y
l
indri
c
al
surrou
nding
ga
te
ger
m
ani
um
nanowir
e
field
eff
e
c
t
tra
nsistor
with
diffe
ren
t
cro
ss
-
sec
t
ion
areas
,
”
S
uperlat
tices
and
Mic
ros
truct
ures,
vol.
105
,
no
.
1
,
p
p.
110
-
116
,
201
7.
[8]
V.
M.
Srivasta
va,
“
Sm
al
l
signal
m
odel
of
cy
li
n
dric
a
l
surrounding
double
-
gate
MO
S
FET
and
it
s
pa
ramet
ers
,”
Int.
Con
f. on
Tr
e
nds i
n
Au
tomation,
Comm
unic
at
ions a
nd
Compu
ti
ng
Te
chnol
ogy
,
pp.
1
-
5,
2015.
[9]
S.
K.
Darga
r
and
V.
M.
Srivasta
va,
“
Anal
y
s
is
of
short
cha
nnel
eff
ec
ts
in
m
ult
i
ple
-
ga
te
(n,
0)
c
arb
on
nanot
ube
FETs
,
”
Journal of
Eng
ine
ering
S
ci
en
ce and
Tech
nology
,
vol
.
14
,
no.
6
,
pp
.
3282
-
3293,
2019
.
[10]
N.
Singh
,
et
al.
,
“
High
-
per
form
anc
e
fully
d
epl
e
ted
sili
con
nanowi
re
(dia
m
eter/
spl
le
s/5
nm
)
gat
e
-
all
-
aro
und
CMO
S
devi
c
es
,
”
IEEE Electron
De
vi
c
e L
et
te
rs
,
vo
l. 27,
no.
5
,
pp
.
383
-
3
86,
2006
.
[11]
S.
K.
Darga
r
and
V.
M.
Srivastava,
“
Perform
anc
e
ana
l
y
sis
of
10
nm
FinF
ET
with
sca
le
d
fin
-
dime
nsion
and
oxide
thi
ckn
ess,”
In
te
r
nati
onal
Con
fe
re
nce
on
Au
tomation,
Computat
ion
al
a
nd
Te
chnol
o
gy
Manage
m
ent
,
2019.
[12]
A.
K.
Bansal,
et
al
.
,
"3
-
D L
ER
an
d
RDF
Matc
hing
Perform
anc
e
of N
anowir
e
FETs
in
Inve
rsion,
Ac
cumulat
i
on
,
an
d
Juncti
onle
ss
Mo
des,
"
IE
EE Tr
ansacti
ons on Elec
tron De
vice
s,
vo
l.
65
,
no
.
3
,
pp
.
1
246
-
1252,
2018
.
[13]
M.
I.
Dewan
,
M.
T.
B
.
Kashe
m
,
and
S.
Subri
na,
“
Charact
eri
s
ti
c
ana
l
y
sis
of
t
ripl
e
m
ateri
al
tr
i
-
gat
e
junc
t
ionles
s
tunne
l
field
eff
e
ct
tra
nsistor
,
”
9
t
h
Int. Conf.
on
E
le
c
tric
al
and
Co
mputer
Engi
n
ee
r
ing
(
ICECE
)
,
pp
.
333
-
336
,
2016
.
[14]
A.
Seab
augh, "T
he
Tunn
el
ing
Tr
ansistor,
"
I
EE
E
Spec
trum,
v
ol.
5
0,
no
.
10
,
pp
.
35
-
62,
2013
.
[15]
W
.
Y.
Choi,
B.
G.
Park,
J.
D.
L
ee
,
and
T.
J.
K.
Li
u,
“
Tunneling
fie
ld
-
eff
e
ct
tra
ns
istors
(TFET
s)
with
Subthreshold
Sw
ing
(SS
)
le
ss
tha
n
60
m
V/dec
,
”
IE
EE E
l
ec
tron
Dev
ice
Le
tt
ers,
v
ol.
28
,
no
.
8
,
pp
.
743
-
745,
2007
.
[16]
Ahm
ed
Mahm
o
od,
W
ahe
b
A
Ja
bbar
,
Yasir
Hashim
,
Hadi
Bin
M
ana
p,
“
Eff
e
ct
s
of
downs
ca
li
ng
cha
nnel
dimension
s
on
el
e
ct
ri
cal
c
har
acte
rist
ic
s
of
InAs
-
FinF
ET
tra
nsistor
,”
Int
e
rnational
Journ
al
of
Elec
tric
a
l
&
Co
mputer
Engi
ne
ering
(
IJ
ECE
)
,
vol
.
9
,
no
.
4,
pp.
2902
-
290
9,
2019
.
[17]
Y
Hashim
,
“
Te
m
per
at
ure
eff
ec
t
on
ON
/O
FF
cur
ren
t
ratio
of
FinF
ET
tra
nsistor
,”
IEE
E
R
egi
ona
l
Symposium
on
Mic
ro and
Nano
el
e
ct
ronics
(
RS
M)
,
pp.
231
-
234
,
2017.
[18]
Y.
Guan,
Z.
Li,
W
.
Zha
ng,
and
Y.
Zha
ng,
“
An
ac
cur
at
e
ana
l
y
t
ic
a
l
cur
ren
t
m
odel
of
double
-
g
at
e
he
te
ro
junc
t
i
on
tunne
li
ng
FET
,
”
IEE
E
Tr
ans.
on
El
e
ct
ron De
vi
c
e
s,
vol. 64, no. 3,
pp.
938
-
944
,
20
17
[19]
A.
C.
Seaba
ugh
and
Q.
Zha
ng,
"Low
-
Volta
ge
T
unnel
Tra
nsi
stor
s
for
Bey
ond
C
MO
S
Logi
c,
"
P
roce
edi
ngs
of
th
e
IEE
E
,
vo
l. 98, n
o.
12
,
pp
.
2095
-
2110,
2010
.
[20]
B.
Jena
,
S.
Dash
and
G.
P.
Mi
shra,
"Im
prove
d
Sw
it
chi
ng
Speed
of
a
CMO
S
Inve
rte
r
Us
ing
W
ork
-
Functi
on
Mod
ula
ti
on
Enginee
ring
,
"
IE
EE
Tr
ans.
on
El
e
ct
r
on
Dev
i
ce
s,
vol
.
65,
no
.
6
,
pp
.
24
22
-
2429,
2018
.
[21]
A.
Kum
ar,
S.
Bhushan,
and
P.
K.
Ti
wari
,
“
A
thre
shold
volt
ag
e
m
odel
of
sili
co
n
-
nanot
ube
-
b
ase
d
ult
rat
h
in
dou
b
le
gat
e
-
all
-
aro
und
(
DG
AA
)
MO
S
FETs
inc
orpora
ti
ng
quant
um
conf
in
ement
eff
ec
ts,
”
I
EE
E
Tr
ans.
on
Nanote
chnol
og
y,
vol.
16
,
no
.
5
,
pp
.
868
-
875
,
2017
.
[22]
J.
Dura
,
e
t
al.,
“
Anal
y
tical
m
ode
l
of
dra
in
cur
ren
t
in
nanowir
e
MO
SF
ET
s
inc
luding
quant
um
con
fine
m
ent
,
b
and
str
uct
ure
eff
ec
ts
and
quasi
-
b
al
l
ist
ic
t
ran
sport:
dev
ic
e
to
ci
r
cui
t
p
er
form
anc
es
an
alys
is,”
Int
.
Con
f.
o
n
Simulat
ion
o
f
Semic
onduc
tor
Proce
ss
es
and
D
ev
i
ce
s (
ICSSPD),
pp
.
43
-
46
,
201
1
.
[23]
H.
R.
T
.
Khave
h
,
S.
Moham
m
adi
,
“
Potent
ial
and drai
n
cur
r
ent
m
odel
ing
of
g
at
e
-
all
-
aro
und
tunn
el
FETs
conside
rin
g
the
junctions
de
ple
ti
on
r
egi
ons
a
nd
the
cha
nn
el
m
obil
e
cha
rg
e
c
arr
ie
rs,
”
IEEE
Tr
ans.
on
El
ec
tro
n
Dev
ices,
vol.
6
3,
no.
12
,
pp
.
5021
-
5029,
2016
.
[24]
S.
Glass
et
al.,
"A
Novel
Gate
-
N
orm
al
Tunne
l
ing
Fiel
d
-
Eff
ec
t
Tran
sistor
W
it
h
Dual
-
Met
al
Gat
e
,
”
IEE
E
Journal
of
the
El
e
ct
ron De
v
ic
es
So
ci
e
ty,
vo
l. 6, pp. 1070
-
107
6,
2018
.
[25]
AC
Seaba
ugh
,
Q
Zha
ng.
,
“
Low
-
Volta
ge
Tunnel
Tra
nsistors
for
Be
y
ond
CMO
S
Logi
c
,”
Proceed
ings
of
th
e
IE
EE,
vol.
98
,
no
.
12
,
p
p.
2095
-
2110
,
2
010.
[26]
S.
Kang
,
e
t
a
l.,
“
Inte
rlay
e
r
tunn
el
fi
el
def
fect
tr
a
nsistor
(IT
FET):
Ph
y
sics,
f
abr
i
cation
and
appl
i
cat
ions,”
Journal
o
f
Phy
sics
D:
Appli
ed
Ph
ysic
s,
vol
.
50,
no
.
38
,
2017
.
Evaluation Warning : The document was created with Spire.PDF for Python.
In
t J
Elec
&
C
om
p
En
g
IS
S
N:
20
88
-
8708
Ele
ct
ric
al char
acteri
za
ti
on
of
si n
anowire
G
AA
-
TF
ET
base
d on
…
(
Fir
as
Natheer
Ab
dul
-
K
adir
)
787
[27]
M
.
Khaoua
ni
,
a
nd
A
.
G
uen
-
Bouaz
z
a
,
“
Im
pac
t
of
m
ult
ipl
e
channel
s
on
the
ch
ara
c
te
rist
ic
s
of
rec
t
angul
ar
GAA
MO
S
FET
,”
In
ter
nati
onal
Journ
al
of
Elec
tric
al
and
Computer
Engi
nee
ring
(
IJECE)
,
vol.
7,
no
.
4,
pp.
1899
-
190
5
,
2017
.
[28]
E.
O
.
Kan
e, “The
or
y
of
tunnelin
g,
”
Journal
o
f A
ppli
ed
Phy
si
cs,
v
ol.
32
,
no
.
1
,
pp
.
83
-
91,
1961
BIOGR
AP
HI
ES OF
A
UTH
ORS
Fi
ras
N
.
Ab
dul
-
kad
ir
re
ce
iv
e
d
the
B
.
Sc.
in
Medic
a
l
Instru
m
ent
s
Engi
ne
ering
from
Mos
ul
Te
chn
ic
a
l
Col
lege
and
Master
o
f
Engi
n
ee
ring
in
El
e
ct
ron
ic
s
and
Com
m
unic
at
ion
s
Engi
ne
eri
ng
from
the
Univer
sit
y
of
Mos
ul,
Mos
ul,
Ira
q,
in
199
8
and
2013
respe
ctively
.
He
is
cur
r
ent
l
y
an
As
sistant
Le
c
tur
er
in
th
e
Depa
r
t
m
ent
of
El
e
ct
r
ical
Eng
ine
er
ing,
Coll
ege
of
Enginee
ring
,
Mos
ul
Univer
sit
y
,
Mos
ul
,
Ir
aq.
His
re
sea
rch
int
e
rests
include
M
i
cro
e
le
c
troni
cs
and
Nanoe
lectr
oni
c,
MO
S
FET
nono
-
struct
ure
and
c
ar
bon
-
nano
tub
e
(
CNT)
.
Ema
il
:
fir
as_na
dhee
r@uo
m
osul.
edu.
iq
Yas
ir
Hash
im
(SM
IEE
E)
re
cei
ved
th
e
B
.
Sc.
a
nd
Master
of
E
ngine
er
ing
in
E
le
c
troni
cs
and
Com
m
unic
at
ions
Engi
nee
ring
f
rom
the
Univer
sit
y
of
Mos
ul,
Mos
ul,
Ira
q,
in
1991
and
1995
respe
ctively
.
He
complet
ed
th
e
Ph.D.
in
El
e
ct
r
onic
s
Engi
ne
ering
-
Micro
and
Nanoe
lectr
oni
cs
from
Univer
siti
Scie
nc
e
Malay
si
a
(US
M),
Penang,
Malay
si
a,
in
2013.
He
is
cur
r
ent
l
y
a
Sen
io
r
Le
c
ture
r
in
th
e
Depa
rtment
of
Com
pute
r
Engi
n
ee
ring
,
Facu
lty
of
Engi
ne
eri
ng
,
Is
hik
Univer
sit
y
,
Erbi
l
-
Kurdist
an,
Ira
q.
His
rese
arc
h
in
te
r
ests
inc
lude
Mi
cro
elec
tron
ic
s
and
Nanoe
lectr
oni
c
:
Nanowire
tr
ansistors,
FinF
ET t
r
a
nsistor,
Mult
istage
Log
ic Nano
-
i
nver
te
rs.
Mohamme
d
Na
z
mus
S
hak
ib
recei
ved
his
B.
Sc.
d
egr
e
e
in
Elec
tron
ic
s
En
gine
er
ing
from
Multi
m
edi
a
Uni
ver
sit
y
,
Ma
lay
si
a,
th
e
M.Sc
.
d
egr
ee
from
Nati
onal
Univ
ersity
of
Malay
si
a,
Malay
s
ia
and
th
e
Ph.D.
from
th
e
Univer
sit
y
o
f
Malay
a
,
Mal
a
y
s
ia
.
H
e
is
cur
r
entl
y
attac
h
ed
to
the
Facu
lty
of
E
le
c
tri
c
al
&
Elec
t
ronic
s
Engi
n
ee
r
i
ng
Te
chno
log
y
,
Univer
sit
y
Mal
a
y
sia
Pahang,
Malay
s
ia.
He
h
a
s
publi
shed
m
an
y
int
ern
ational
c
onfe
ren
c
es
and
j
ourna
ls.
He
is
a
l
so
a
Reviewer
of
a
few
journa
ls
such
as
IET
,
PI
ER,
JEMW
A,
IEE
E
Acc
ess,
El
se
vie
r,
et
c
.
His
rese
a
rch
int
er
ests
m
ai
nl
y
in
cl
ude
elec
tron
ic
s,
se
nsors
,
RF
,
m
eas
ure
m
ent
anten
nas,
pa
tc
h
ante
nnas,
we
ara
bl
e
devi
c
es,
implantable de
vi
ce
s,
wir
el
ess c
om
m
unicati
on
and
UW
B
te
chnol
og
y
.
Far
is
H
a
ss
an
Al
dab
bag
h
re
ce
ive
d
th
e
MS
c
degr
ee
in
E
lectr
onic
and
comm
unic
a
ti
on
from
the
Univer
sit
y
o
f
Mos
ul,
Mos
ul,
Ira
q,
in
1995
and
rec
ei
v
ed
PhD
degr
ee
in
2013
in
Solid
Stat
e
El
e
ct
roni
cs
fro
m
Univer
sit
y
of
Mos
ul,
Mos
ul,
Ira
q
.
Hi
s
rese
arc
h
intere
sts
in
cl
ude
Microe
l
ec
tron
ic
s
and
N
anoe
l
ec
t
r
onic
.
Evaluation Warning : The document was created with Spire.PDF for Python.