Int
ern
at
i
onal
Journ
al of Ele
ctrical
an
d
Co
mput
er
En
gin
eeri
ng
(IJ
E
C
E)
Vo
l.
8
, No
.
6
,
Decem
ber
201
8
, p
p.
4047
~
4059
IS
S
N:
20
88
-
8708
,
DOI: 10
.11
591/
ijece
.
v
8
i
6
.
pp
4047
-
40
59
4047
Journ
al h
om
e
page
:
http:
//
ia
es
core
.c
om/
journa
ls
/i
ndex.
ph
p/IJECE
Grid Co
nn
ec
t
ed Distribu
ted Gene
ration S
ystem
wi
th High
Volta
ge Gain
Cascaded
DC
-
DC
Convert
er Fed
Asy
mm
etric Mu
l
tilevel In
verter T
opology
S. Nag
araj
a
R
ao
1
,
D
. V.
As
h
ok
Kum
ar
2
,
C
h.
S
ai
B
ab
u
3
1
,3
Depa
rtment
of
Elec
tr
ical and
E
le
c
troni
cs
Engi
n
ee
ring
,
JN
T
U
ni
ver
sit
y
,
Indi
a
2
Depa
rtment of
El
e
ct
ri
ca
l
and
E
l
ec
tron
ic
s E
ng
ineeri
ng,
RGM
CET,
Indi
a
Art
ic
le
In
f
o
ABSTR
A
CT
Art
ic
le
history:
Re
cei
ved
N
ov
1
9
, 201
7
Re
vised
Feb
7
,
201
8
Accepte
d
J
ul
3
1
, 2
01
8
The
pap
er
pre
se
nts
distri
bute
d
gene
ra
ti
on
(DG
)
sy
st
em
in
grid
conne
cted
m
ode
of
oper
a
tion
with
as
y
m
m
et
ri
c
m
ult
i
-
le
ve
l
inve
rt
er
(AM
LI
)
topol
og
y
.
Casca
ded
t
y
pe
DC
-
DC
conve
rt
er
is
emplo
y
ed
to
f
ee
d
propo
sed
AM
LI
topol
og
y
.
Th
e
DG
output
volt
age
(ge
ner
all
y
low
v
olt
ag
e)
is
steppe
d
up
to
the
req
uire
d
le
v
el
of
volt
ag
e
using
h
i
gh
-
gai
n
DC
-
DC
conve
rt
er.
Propo
sed
AM
LI
topol
og
y
consist
s
of
ca
pa
ci
tors
a
t
the
pr
imar
y
side.
Th
e
outpu
t
o
f
high
-
gain
DC
-
DC
conve
rte
r
is
fed
to
split
volt
age
ba
la
n
c
e
single
-
input
m
ult
i
-
output
(SI
MO
)
ci
rcu
it
to
m
ai
ntain
v
olt
ag
e
balanc
e
ac
ross
ca
p
ac
i
tor
s
of
AM
LI
topol
og
y
.
Casc
a
ded
DC
-
DC
conve
rte
rs
(both
hig
h
-
gai
n
conv
ert
er
and
SIM
O
ci
rcu
it
)
ar
e
oper
at
ed
in
c
losed
-
lo
op
m
ode.
The
proposed
AM
LI
f
ee
ds
ac
t
iv
e
power
to
grid
co
nver
ti
ng
DC t
y
p
e
of
power
gen
er
at
ed
from
DG
to
AC t
y
p
e
t
o
fee
d
th
e
grid
.
PW
M
pat
te
rn
t
o
tri
gger
p
ower
sw
it
che
s
of
A
MLI
is
al
so
pre
sente
d
.
Th
e
inve
rti
n
g
ci
r
c
uit
of
MLI
to
polog
y
is
controlle
d
using
sim
pli
fie
d
I
d
-
I
q
cont
rol
stra
te
g
y
in
thi
s
pape
r.
W
it
h
the
proposed
cont
rol
the
or
y
,
the
a
c
ti
v
e
power
f
ed
to
g
rid
from
DG
is
cont
rolled
and
p
ower
factor
is
m
ai
nta
ine
d
a
t
unity
.
Th
e
pr
oposed
sy
st
em
of
DG
int
egr
at
i
on
to
grid
through
ca
sca
d
e
d
DC
-
DC
conve
rte
rs
and
AM
LI
struct
ure
is
val
i
dat
ed
from
fixe
d
active
po
wer
to
grid
from
D
G
condi
ti
on.
The
pro
pose
d
sy
st
em
is
deve
lop
ed and
r
esult
s a
r
e
ob
ta
in
ed
using MATL
AB/S
IMU
LINK
software
.
Ke
yw
or
d:
Asym
m
et
ric
m
ulti
le
vel
i
nv
e
rter
Distrib
uted
g
e
ner
at
io
n
Gr
i
d
i
nte
gr
at
io
n
High
-
gain
D
C
-
DC c
onver
te
r
Copyright
©
201
8
Instit
ut
e
o
f Ad
vanc
ed
Engi
n
ee
r
ing
and
S
cienc
e
.
Al
l
rights re
serv
ed
.
Corres
pond
in
g
Aut
h
or
:
S.
Nag
a
ra
j
a Ra
o,
Dep
a
rt
m
ent o
f El
ect
rical
an
d
Ele
ct
ro
nics
E
nginee
rin
g,
Jawa
har
la
l Ne
hru
Tec
hnol
og
i
cal
U
ni
ver
sit
y,
Kak
i
nad
a
, An
dhra
Pr
a
des
h, 5330
03, In
dia.
Em
a
il
:
nag
ara
jraom
te
ch@
gm
ai
l.com
1.
INTROD
U
CTION
Re
new
a
bles
ha
ve
acco
un
te
d
f
or
m
or
e
than
ha
lf
of
al
l
capaci
ty
add
it
ion
s
in
the
power
sect
or
in
rece
nt
and
past
ages.
The
powe
r
ge
ner
at
io
n
us
i
ng
the
ren
e
wab
le
so
urces
is
cal
le
d
as
distrib
uted
ge
ner
at
io
n
(DG).
Re
new
a
ble
en
erg
y
(R
E)
te
c
hnol
og
ie
s
f
or
el
ect
rici
ty
gen
er
at
ion
ca
n
be
gr
oupe
d
int
o
dis
patcha
ble
re
ne
wab
le
s
(e.
g.
hy
dro,
ge
oth
e
rm
al
and
bio
m
ass
po
we
r)
,
wh
ic
h
are
basical
l
y
ready
fo
r
producti
on
upon
dem
and,
an
d
non
-
dis
patcha
bl
e
or
va
riable
ren
e
wa
bles
(e
.
g.
wind
an
d
s
olar),
whose
e
le
ct
rici
ty
pr
od
uction
dep
e
nd
s
up
o
n
m
et
eor
ologica
l
conditi
ons
an
d/or
the
ti
m
e
of
the
day.
T
he
pap
e
r
deals
wit
h
el
ect
rical
po
wer
ge
ner
at
io
n
us
in
g
no
n
-
dis
patcha
bl
e
ren
ewa
ble
powe
r
te
chnol
og
ie
s
-
pri
m
arily
so
la
r
powe
r
-
into
the
pow
er
gr
i
ds
.
T
he
ty
pica
l
m
od
ular
siz
e
of
var
ia
ble
ren
e
wa
ble
te
chnolo
gies
i
s
well
su
it
ed
to
distri
bu
te
d
po
wer
ge
ne
rati
on
syst
e
m
s
[1
]
-
[
2]
in
wh
ic
h
a
num
ber
of
sm
all
po
we
r
pla
nts
are
co
nn
ect
e
d
to
the
distrib
ution
gri
d
a
nd
produc
e
el
ect
rici
ty
close to
the
d
em
an
d
sit
e.
Gen
e
rall
y
DG
[3
]
-
[
4]
(s
olar,
i
n
this
co
ntext)
gen
e
rates
DC
powe
r
of
l
ow
vo
lt
age
.
This
DG
pro
du
ce
d
low
volt
age
is
not
suffici
e
nt
to
dr
i
ve
a
ny
of
t
he
el
ect
ric
al
syst
e
m
and
t
hu
s
the
lo
w
vo
lt
age
f
ro
m
DG
is
Evaluation Warning : The document was created with Spire.PDF for Python.
IS
S
N
:
2088
-
8708
In
t J
Elec
&
C
om
p
En
g,
V
ol.
8
, N
o.
6
,
Dece
m
ber
201
8
:
4047
-
4059
4048
increase
d
to
a
le
vel
su
c
h
t
hat
syst
e
m
vo
lt
ag
e
requirem
ents
are
m
et
.
To
i
ncr
ease
the
D
C
le
vel
of
vo
lt
age,
a
DC
-
DC
co
nve
rter
[
5
]
-
[
6]
is
e
m
plo
ye
d.
A
DC
-
to
-
DC
c
on
ver
te
r
is
an
el
ect
ronic
ci
rcu
it
or
el
ect
r
om
ec
han
ic
al
dev
ic
e
t
hat
co
nverts
a
s
ource
of
direct
c
urre
nt
(
DC)
f
r
om
on
e
volt
age
le
vel
to
a
no
t
her
.
It
is
a
ty
pe
of
el
ect
ri
c
powe
r
co
nv
e
rt
er.
P
ow
e
r
le
ve
ls
range
fro
m
ver
y
low
(
sm
a
ll
batte
ries
)
to
ve
ry
high
(h
ig
h
-
volt
age
powe
r
transm
issi
on
).
DC
to
DC
co
nverter
s
wh
ic
h
are
dev
el
op
e
d
t
o
m
axi
m
iz
e
t
he
e
nergy
harvest
f
or
photovo
lt
ai
c
syst
e
m
s
and
f
or
wind
t
urbin
es
are
cal
le
d
powe
r
op
ti
m
iz
e
rs.
DC
to
DC
conve
rters
in
e
le
ct
ro
nic
ci
rc
ui
ts
us
e
switc
hing
te
c
hnol
og
y.
S
witc
he
d
m
od
e
DC
-
DC
c
onver
te
r
conve
rts
the
D
C
volt
age
le
ve
l
by
sto
rin
g
t
he
input
energy t
em
po
r
aril
y and t
he
n r
el
eases t
hat e
ne
rg
y at
dif
fer
e
nt volt
age
outp
ut.
The
stora
ge
is
done
ei
ther
in
m
agn
et
ic
field
com
po
ne
nts
li
ke
an
inductor
,
trans
form
ers
or
el
ect
ric
fiel
d
c
om
po
ne
nts
li
ke
ca
pacit
or
s
[
7
]
-
[
8].
T
hi
s
conve
rsion
m
et
ho
d
ca
n
i
nc
rease
or
dec
re
ase
the
vo
lt
a
ge
le
vel.
The
e
ff
ic
ie
ncy
of
the
c
onvert
er
has
inc
reas
ed
dr
ast
ic
al
ly
du
e
to
the
us
e
of
powe
r
FE
Ts,
wh
ic
h
a
re
able
t
o
switc
h
m
or
e
e
f
fici
ently
with
l
ow
e
r
s
witc
hing
lo
sses
at
higher
f
reque
ncies
tha
n
power
bi
po
la
r
tran
sist
ors
a
nd
us
e
le
ss
c
om
plex
dri
ve
ci
rc
uitry.
D
G
ca
n
be
ope
rated
in
isl
and
i
ng
m
od
e
or
gr
id
interfaci
ng
m
od
e
of
op
e
rati
ons.
T
he
integrati
on
of
a
sig
nifica
nt
sh
are
of
va
riable
renew
ables
into
po
wer
gri
ds
requires
a
su
bst
antia
l
transfor
m
at
ion
of
the
existi
ng
ne
tworks
.
G
rid
integra
ti
on
sc
hem
e
of
D
G
[9
]
-
[
10]
insist
s
f
or
f
or
inv
e
rter circ
uit t
o
in
ve
rt the
D
C t
ype of s
uppl
y from
D
G (so
l
ar)
t
o AC ty
pe.
A
n
el
ect
rical
powe
r
i
nv
e
rter
i
s
basical
ly
a
ci
rcu
it
that
co
nv
erts
a
DC
si
gnal
into
a
n
AC
sign
al
.
T
he
si
m
plest
topolog
y
t
hat
ca
n
be
us
e
d
for
t
his
conve
rsion
is
t
he
tw
o
-
le
vel
in
ver
te
r
that
c
on
sist
s
of
f
our
s
witc
hes.
Each
switc
h
ne
eds
an
anti
-
pa
r
al
le
l
dio
de,
so
there
sho
uld
be
al
so
four
anti
par
al
le
l
dio
de
s.
Conve
ntion
a
l
two
-
le
vel
in
ver
te
r
pro
du
ces
s
qu
a
r
e
-
wa
ve
i
nv
e
rte
d
ou
t
put
co
nta
ining
in
fin
it
e
har
m
on
ic
s
w
hich
furthe
r
i
ns
ist
s
f
or
high
siz
ed
filt
ers
to
obta
in
sinu
s
oid
al
out
pu
t
sha
pe
[
11
]
.
Con
ve
ntio
na
l
inv
erter
im
po
s
es
high
str
ess
on
switc
hes
(i
ncr
e
asi
ng
lo
sses)
wh
ic
h
res
ults
in
increa
sed
i
nsula
ti
on
densi
ty
to
withstan
d
vo
lt
age
str
ess
wh
ic
h
fur
the
r
increa
s
es
the
cost
of
the
syst
e
m
du
e
to
hi
gh
siz
ed
filt
ers
an
d
insu
la
ti
on
le
ve
l.
To
el
i
m
inate
the
disad
vtan
ges
in
co
nventio
na
l
two
-
le
vel
inv
e
rters,
m
ul
ti
-
le
vel
inv
e
rt
ers
ar
e
de
vel
op
e
d.
A
m
ul
ti
le
vel
inv
e
rter
[
12
]
-
[
13
]
is
a
power
el
ect
ro
nic
syst
e
m
that
synthesiz
es
a
sinu
so
i
dal
vo
lt
a
ge
outpu
t
f
ro
m
severa
l
DC
so
urces
.
The
TH
D
will
be
dec
rease
d
by
increasin
g
th
e
nu
m
ber
of
le
vels.
It
is
obvi
ou
s
t
hat
an
outpu
t
volt
age
with
low
T
H
D
is
desirab
le
,
but
increasin
g
the
nu
m
ber
of
le
ve
ls
need
s
m
or
e
hardw
a
re,
al
so
the
con
tr
ol
will
be
m
or
e
co
m
plica
te
d.
It
is
a
tradeoff
betwee
n
pr
ic
e
,
weig
ht,
com
plexity
a
nd
a
ver
y
go
od
outp
ut
volt
age
with
lowe
r
TH
D.
I
n
this
pa
pe
r
re
du
ce
d
s
witc
h
MLI
is
intr
oduced
with
si
ngle
DC
source
for
re
ne
wab
le
energy
app
li
cat
io
n.
T
he
pro
per
bala
ncin
g
of
capac
it
or
is
require
d
to
achieve
th
e
desire
d
outp
ut
vo
lt
a
ge
l
eve
l.
The
pro
po
se
d
t
opol
og
y ca
n o
per
at
e at b
oth
sym
m
et
ric an
d
asy
m
m
et
ric conditi
on
. T
he
te
rm
‘
asym
m
et
ric’ in
di
cat
es
that
the
util
iz
ed
DC
sourc
es
are
di
ff
e
ren
t
i
n
volt
age
m
agn
it
ud
e.
The
m
ai
n
obj
ect
ive
of
a
sy
m
m
e
tric
MLI
is
to
gen
e
rate
a
hi
gher
num
ber
of
ou
t
p
ut
vo
lt
a
ge
le
vels
with
t
he
sam
e
nu
m
ber
of
com
pone
nt
w
hen
c
om
par
ed
t
o
sy
m
m
e
tric
MLI [1
4].
In
a
ny
gr
id
co
nn
ect
e
d
a
pp
li
c
at
ion
s,
t
he
m
ain
obj
ect
ive
of
the
co
ntr
ol
st
rategy
is
to
c
ontr
ol
act
ive
powe
r
in
j
ect
io
n
with
un
it
y
powe
r
facto
r
c
ontr
ol.
T
he
i
nv
e
rting
ci
rc
uit
of
MLI
t
opology
is
co
ntr
olled
us
in
g
si
m
plifie
d
I
d
-
I
q
con
tr
ol
strat
e
gy
in
this
pap
e
r
.
The
pro
po
se
d
con
tr
ol
strat
e
gy
ta
kes
act
ive
and
reacti
ve
powe
r
ref
e
ren
ce
sig
na
ls
and
from
t
his
I
d
an
d
Iq
c
urren
ts
a
re
cal
culat
ed
a
nd
fe
d
to
c
ontrol
str
uctu
re.
T
he
propo
se
d
con
t
ro
l
the
or
y
is
ver
ifie
d
with
fixe
d
powe
r
ref
ere
nce.
P
r
opos
e
d
co
ntr
ol
strat
egy
is
si
m
il
ar
to
I
d
-
I
q
con
t
ro
l
theo
ry
of
act
i
ve
powe
r
filt
ers
with
s
om
e
m
od
ific
at
ion
s
since
t
he
t
he
or
y
is
ap
plied
to
gr
i
d
c
onne
ct
ed
app
li
cat
io
n
wit
h
the
ai
m
of
a
ct
ive
an
d
rea
ct
ive
powe
r
c
ontrol.
I
n
orde
r
to
m
ai
ntain
the
un
it
y
po
wer
f
act
or
,
gr
i
d vo
lt
age
is
ta
ken
a
s r
e
fere
nce a
nd th
us
t
he
f
re
quency c
om
po
nen
t
of
gri
d
c
urren
t i
s
g
e
ner
at
e
d.
Gr
i
d
c
onnecte
d
distrib
uted
ge
ner
at
io
n
(
DG)
syst
em
with
asym
m
e
tric
m
ulti
-
le
vel
in
vert
er
(
AML
I
)
topolo
gy
fed
f
ro
m
casca
de
d
DC
-
DC
co
nv
e
rters
is
show
n
in
F
igure
1.
The
pa
pe
r
pr
e
sents
gri
d
co
nnect
ed
distrib
uted
generati
on
(DG)
s
yst
e
m
with
no
vel
m
ult
i
-
le
vel
inv
erte
r
(MLI
)
topolo
gy.
D
G
outp
ut
is
fed
to
hi
gh
gain
DC
-
DC
c
onve
rter
(bo
os
t)
to
increa
se
th
e
v
oltage
le
vel.
Propose
d
ML
I
topolo
gy
c
ons
ist
s
of
capaci
to
rs
at
pr
im
ary
side.
The
out
pu
t
of
high
-
gain
DC
-
DC
co
nv
e
rter
is
fed
to
s
plit
vo
lt
age
balanc
e
sing
le
-
i
nput
m
ul
ti
-
ou
t
pu
t
(
SI
M
O)
ci
rcu
it
to
m
ain
ta
in
volt
age
balance
acr
os
s
capaci
tors
of
AMLI
to
polo
gy
.
Ca
s
caded
D
C
-
DC
conve
rters
(
both
hi
gh
-
gain
c
onve
rter
a
nd
SI
MO
ci
rc
uit)
are
operate
d
in
cl
os
e
d
-
lo
op
m
od
e.
T
he
propose
d
AMLI
fee
ds
a
ct
ive
po
wer
to
gr
i
d
c
onve
rtin
g
DC
ty
pe
of
powe
r
gen
e
rat
ed
from
DG
t
o
AC
ty
pe
to
fe
ed
gr
i
d.
P
W
M
patte
rn
to
trig
ger
po
w
er
s
witc
hes
o
f
AMLI
is
pr
e
sented
.
T
he
bri
dg
e
ci
rcu
it
of
AMLI
to
polo
gy
is
con
t
ro
ll
ed
us
in
g
sim
plifie
d
Id
-
I
q
co
ntr
ol
str
at
egy
in
this
pa
per.
The
pro
pose
d
syst
e
m
of
D
G
integ
rati
on
t
o
gr
i
d
thr
ough
casca
de
d
DC
-
D
C
conver
te
rs
a
nd
novel
MLI
structu
re
is
validat
ed
from
fixed
lo
ad
a
nd
va
riable
load
c
onditi
on
s.
The
pro
pos
ed
syst
em
is
dev
el
oped
a
nd
resu
lt
s
are
obta
ined
us
in
g
M
ATL
AB/SIMU
LINK
so
ft
war
e
.
Evaluation Warning : The document was created with Spire.PDF for Python.
In
t J
Elec
&
C
om
p
En
g
IS
S
N:
20
88
-
8708
Grid
C
onnecte
d Dist
ribu
te
d Gen
e
ra
ti
on
Sys
te
m
wi
th
High
Volta
ge
.
..
(
S.
Nagar
aja
Ra
o)
4049
Figure
1.
Bl
oc
k diag
ram
o
f
pro
posed
syst
em
2.
CASC
A
DED DC
-
D
C CO
N
VERTER
S
2.1.
DC
-
D
C Mul
tile
vel Bo
ost
Conv
e
ter
The
c
onfi
gurat
ion
of
DC
-
DC
three
le
vel
boos
t
co
nverter
is
de
picte
d
i
n
Fi
gure
2.
It
co
ns
ist
s
of
conve
ntion
al
boos
t
c
onver
te
r,
(
2N
-
1)
diod
es
an
d
(
2N
-
1)
capaci
tors.
T
he
m
ai
n
adv
a
ntages
by
us
i
ng
t
he
pro
po
se
d
to
polog
y a
re it can
be
exte
nd
e
d
t
o N
-
nu
m
ber
of
l
evels b
y a
dd
i
ng only
d
io
d
es a
nd
ca
pacit
ors
without
m
od
ify
ing
the
m
ai
n
ci
rcu
it
, h
i
gh
volt
age g
ai
n
can
be ob
ta
in
ed
with
out use
of
tra
nsfo
rm
er an
d hig
h du
ty
cy
cl
e.
The
propose
d
conve
rter
c
on
s
ist
s
of
3
sta
ges
wh
ic
h
is
ope
ra
te
d
at
duty
cy
cl
e
of
0.5.
T
he
op
e
rati
on
of
th
e
thre
e
le
vel boo
st co
nverter
is e
xp
la
i
ned in
[
6].
Fi
gure
2
.
Hi
gh
-
volt
age T
hree
le
vel D
C
-
DC
boos
t
con
ver
te
r
F
r
o
m
b
a
s
i
c
p
r
i
n
c
i
p
l
e
s
,
t
h
e
v
o
l
t
a
g
e
g
a
i
n
o
f
t
h
e
c
o
n
v
e
n
t
i
o
n
a
l
b
o
o
s
t
c
o
n
v
e
r
t
e
r
i
s
g
i
v
e
n
b
y
Vo
lt
age
g
ai
n,
V
o
V
dc
=
1
1
−
D
(1)
Fo
r
MB
C, the
vo
lt
age
g
ai
n
is
expresse
d
as
V
o
V
dc
=
N
1
−
D
(2)
Fr
om
(
1) a
nd (2), it
is obse
rved th
at
t
he v
oltage
gain
c
an
be co
ntr
olled
with duty
cyc
le
‘D’
i
n
t
he
P
W
M.
2.2.
Single
-
in
put
Multi
-
outp
ut
(
SIMO)
C
onve
rter
The
S
IMO
isol
at
ed
DC
-
DC
c
onve
rter
ac
hie
ve
s
or
pe
rfor
m
s
two
m
ajo
r
ta
s
ks
-
one
is
to
bo
os
t
the
i
nput
DC
volt
age
f
r
om
hig
h
gain
D
C
-
DC
co
nvert
er
to
hi
gher
va
lue
of
volt
age
as
boos
t
c
onve
rter
an
d
the
ot
her
t
o
balance
the
vo
lt
age
acro
ss
ca
pacit
or
s
i
n
pro
po
s
ed
ML
I
topolo
gy.
As
t
he
nam
e
su
gg
est
s
of
isolat
ed
D
C
-
D
C
conve
rter,
DC
-
DC
co
nverter
consi
sts
of
t
ransform
er
fo
r
is
ol
at
ion
of
in
pu
t
side
to
the
outpu
t.
The
tr
ans
f
or
m
er
is
of
m
ulti
windin
g
tra
ns
f
orm
er
an
d
giv
es
t
hree
outp
ut
ports.
At
the
in
pu
t,
the
tra
ns
f
or
m
er
is
sup
plied
f
r
om
a
DC s
ource.
Evaluation Warning : The document was created with Spire.PDF for Python.
IS
S
N
:
2088
-
8708
In
t J
Elec
&
C
om
p
En
g,
V
ol.
8
, N
o.
6
,
Dece
m
ber
201
8
:
4047
-
4059
4050
The
m
ai
n
disa
dv
a
ntage
of
c
on
si
der
i
ng
RE
S
f
or
el
ect
rici
ty
gen
e
rati
on
i
s
that
RES
pr
oduces
lo
w
-
vo
lt
age
outp
ut
wh
ic
h
insist
s
for
bo
os
t
oper
at
ion
of
vo
lt
ag
e
us
in
g
DC
-
D
C
conver
te
r.
T
wo
bac
k
-
to
-
ba
ck
DC
-
DC
co
nverte
rs
are
em
plo
ye
d
i
n
this
pa
per
to
feed
pow
er
fro
m
DG
to
propo
sed
ML
I.
D
G
ou
t
pu
t
is
fe
d
to
high
gain
DC
-
DC
c
onve
rter
(bo
os
t)
to
increa
se
th
e
volt
age
le
vel.
Propose
d
ML
I
topolo
gy
c
ons
ist
s
of
capaci
to
rs
at
pr
im
ary
side.
The
out
pu
t
of
high
-
gain
DC
-
DC
co
nv
e
rter
is
fed
to
s
plit
vo
lt
age
balanc
e
sing
le
-
i
nput
m
ul
ti
-
ou
t
pu
t
(SIM
O
)
circuit t
o m
ai
n
ta
in volt
age
ba
la
nce acro
ss
ca
pacit
or
s
of ML
I
to
polo
gy.
The
ci
rc
uit
re
presentat
io
n
of
sing
le
-
i
nput
m
ulti
-
outp
ut
(SI
MO)
is
olat
ed
DC
-
DC
co
nve
rter
is
s
how
n
in
F
ig
ur
e
3.
I
n
this
pa
per
t
he
ou
t
pu
t
of
high
vo
lt
age
ga
in
DC
-
DC
c
onve
rter
is
s
upplied
as
in
pu
t
to
the
trans
form
er
pr
im
ary.
A
sw
it
c
h
MOS
FET
is
connecte
d
t
o
th
e
trans
form
er
pr
im
ary
and
the
switc
hing
op
e
r
at
ion
of
s
witc
h
deci
des
the
c
ha
rg
i
ng
ti
m
e
of
input
pri
m
ary
coil
of
tr
ans
form
e
r.
T
he
sec
onda
ry
of
t
he
tra
nsfo
rm
er
consi
sts
of
th
r
ee
outp
ut
port
s
with
si
ngle
input
port
an
d
hen
ce
the
c
i
rc
uit
is
te
rm
ed
as
sin
gle
-
in
pu
t
m
ul
ti
-
ou
t
pu
t
is
olate
d
DC
-
DC
co
nv
erter.
Eac
h
ou
t
pu
t
port
of
the
DC
-
DC
co
nv
erter
ha
s
a
di
ode
co
nnect
ed
al
ong
with
t
he
ca
pac
it
or
at
t
he
ou
t
pu
t
te
rm
inal
of
the
po
rt.
Diode
is
place
d
to
preve
nt
rev
e
r
se
cu
rr
e
nt
flo
w
from
capaci
to
r
to wi
nd
i
ngs
of
t
ran
s
form
er.
V
i
n
S
L
a
L
a
1
L
a
2
L
a
3
D
1
D
2
D
3
C
1
C
2
C
3
Figure
3
.
Sin
gl
e
-
in
pu
t M
ulti
-
outp
ut (SIM
O)
conve
rter
with
vo
lt
age
b
al
a
nci
ng
The
cl
os
e
d
-
lo
op
c
ontrol
of
si
ngle
-
in
put
m
ulti
-
outp
ut
is
olat
ed
DC
-
DC
c
onve
rter
is
sho
wn in
F
i
gure
4.
Conve
ntion
al
m
ul
ti
-
ou
tp
ut
c
onve
rters
w
he
n
operate
d
in
c
losed
-
lo
op
m
od
e
of
ope
rati
on
in
vo
l
ves
m
ul
ti
ple
PI
con
t
ro
ll
ers
to redu
ce
the
e
r
ror
but
this pa
per
p
rese
nts
t
he
use
of o
nly
sin
gl
e
PI
contr
oller to
re
duce
the
e
rror
i
n
al
l
three
ou
t
put
ports
of
DC
-
DC
c
onver
te
r.
The
volt
age
ac
ro
ss
eac
h
of
t
he
three
outp
ut
ports
of
sin
gle
-
in
put
m
ul
ti
-
ou
tp
ut
is
olate
d
DC
-
DC
conve
rter
are
m
easur
ed
acr
oss
res
pecti
ve
i
nd
i
vidual
capa
ci
tors
c
onnecte
d
at
the
resp
ect
ive
out
put p
ort
term
inals of DC
-
DC
c
onve
rter.
Figure
4
.
Cl
os
e
d
-
l
oop o
per
at
io
n of Sin
gle
-
in
put M
ulti
-
outp
ut
(
S
IMO
)
c
onve
rter
Evaluation Warning : The document was created with Spire.PDF for Python.
In
t J
Elec
&
C
om
p
En
g
IS
S
N:
20
88
-
8708
Grid
C
onnecte
d Dist
ribu
te
d Gen
e
ra
ti
on
Sys
te
m
wi
th
High
Volta
ge
.
..
(
S.
Nagar
aja
Ra
o)
4051
The
act
ual
m
e
asur
e
d
outp
ut
vo
lt
age
acr
os
s
capaci
to
r
is
m
easur
ed
an
d
is
com
par
ed
w
it
h
ref
e
re
nce
vo
lt
age
yi
el
ding
the
er
r
or
in
e
ach
of
the
in
div
id
ual
sec
onda
ry
sides
.
T
he
proces
s
er
r
or
in
al
l
the
th
ree
volt
age
s
acro
s
s
ca
pacit
or
s
is
a
dd
e
d
a
nd
se
nt
to
a
P
I
c
on
tr
oller
bl
ock.
P
I
c
ontr
ol
le
r
re
du
ces
th
e
erro
r
a
nd
yi
el
ds
th
e
ref
e
ren
ce
si
gn
a
l.
This
re
fer
e
nc
e
sign
al
is
co
m
par
ed
log
ic
al
ly
with
carrier
(saw
-
to
oth)
sig
nal
(whe
n
re
fe
ren
ce
gr
eat
er
t
han
c
arr
ie
r
sig
nal)
wh
ic
h
ge
ner
at
es
switc
hing
pu
lse
s
to
M
O
SFET.
ON
/
OFF
tim
e
s
of
M
OS
FE
T
ref
le
ct
s
the
c
ha
rg
i
ng
tim
e
of
pri
m
ary
coil
of
t
ran
s
f
or
m
er
an
d
he
nce
eac
h
of
the
ou
t
pu
t
ca
pa
ci
tors
a
re
c
ha
rg
e
d
to
co
rr
ect
va
lu
e
of
volt
age.
T
his
phe
no
m
enon
bala
nces
the v
oltage
a
cr
os
s capacit
or
s of
S
C
-
MLI. A
lso
, d
uri
ng
the
ON
ti
m
e
of
MO
SFET
,
the
pr
im
ary
c
oil
of
trans
f
orm
er
is
char
ge
d
an
d
boos
ts
t
he
input
volt
age
an
d
trans
fer
s
the
i
nput
volt
age
to
t
he
sec
onda
ry
s
ide.
T
his
S
IM
O
isolat
e
d
DC
-
DC
co
nverte
r
achieves
or
perform
s
two
m
ajor
ta
sks
-
one
is
to
boos
t
t
he
in
put
DC
volt
age
from
hig
h
gain
DC
-
DC
co
nve
rter
to
hi
gh
e
r
value
of
vo
lt
age
as
boost
co
nv
e
rter
a
nd
the
ot
her
to
balance
the
vo
lt
age
acr
os
s
ca
pacit
or
s
in
ML
I
to
polo
gy.Co
m
ple
te
ph
e
nom
eno
n
of
ren
e
wa
ble
en
erg
y
sour
ce
fe
d
DC
-
DC
co
nverter
s
for
hi
gh
volt
age
-
gain
boos
ti
ng
an
d
sing
le
-
input m
ulti
-
ou
tpu
t
volt
age
bal
ancin
g wit
h
t
he
ir r
es
pecti
ve
c
losed
-
lo
op ope
rati
on
s
is
dep
ic
te
d
in
F
ig
ur
e
5.
Figure
5
.
Com
plete
phenom
enon o
f
re
ne
wa
ble en
e
r
gy sou
rce f
e
d DC
-
DC
conv
e
rters
for
high
vo
lt
ag
e
-
ga
in
boos
ti
ng a
nd si
ng
le
-
in
pu
t m
ulti
-
ou
t
pu
t
volt
age
balanci
ng wi
th t
heir res
pec
ti
ve
cl
os
e
d
-
l
oop op
e
rati
ons
3.
PROP
OSE
D
ASYM
METR
IC
MU
LT
I
-
L
EVEL
INVE
RTER T
OPO
LOGY
(
AM
L
I)
3.1.
MLI T
opolo
gy
Figure
6
s
how
s
the
propose
d
top
ol
og
y
of
s
ing
le
-
phase
A
MLI
to
ge
ner
a
te
15
le
vels.
T
hr
ee
ph
ase
topolo
gy
of
15
-
le
vel
pr
opose
d
AMLI
is
form
ed
by
a
ddin
g
t
wo
sim
il
ar
phases
as
li
ke
in
F
i
gure
6.
The
pr
opos
e
d
ty
pe
of
MLI
i
s
casca
de
d
in
m
od
el
and
pro
duces
ste
ppe
d
outp
ut
to
f
orm
15
-
le
vel
outp
ut.
The
to
po
l
og
y
pro
po
se
d
co
ns
i
sts
of
te
n
po
we
r
switc
hes
in
w
hich
six
a
re
use
d
f
or
s
witc
hing
operati
on
an
d
f
our
are u
se
d
f
or
pola
rity
g
ener
at
io
n
in h
al
f
-
br
id
ge
top
ol
ogy. Th
e sw
it
ches S
a1
to S
a6
are u
se
d
i
n
casca
de
d
str
uc
ture
and
s
witc
hes
S
a7
to
S
a10
are
placed
in
half
-
bri
dge
str
uctu
re
in
one
ph
a
s
e
of
pro
po
se
d
topolo
gy.
T
hr
e
e
DC
so
urces
a
re
r
eq
uire
d
to
ge
ner
a
te
15
-
le
vel
ou
t
pu
t
a
nd
dc
sou
rces
are
f
or
m
ed
by
c
onnecti
ng
a
nu
m
ber
of
half
-
br
i
dg
e cel
ls i
n
series with eac
h
cel
l hav
in
g
a v
oltage s
ource
con
t
ro
ll
ed by t
wo
s
witc
hes.
T
he
m
axi
m
u
m
o
utput
vo
lt
age
is the
s
um
o
f
al
l t
he d
c sour
ce
volt
ag
es, a
nd is g
i
ve
n (3) a
nd (4).
V
0
,
ma
x
=
V
1
+
V
2
+
…
…
.
.
V
n
(3)
V
0
,
ma
x
=
∑
=
1
(4)
Evaluation Warning : The document was created with Spire.PDF for Python.
IS
S
N
:
2088
-
8708
In
t J
Elec
&
C
om
p
En
g,
V
ol.
8
, N
o.
6
,
Dece
m
ber
201
8
:
4047
-
4059
4052
Eq
uations
(
3)
an
d
(
4)
il
lust
rate
the
ou
t
put
le
vel
of
t
he
ad
der
/s
ub
trac
ti
on
ci
rc
uit.
B
oth
t
he
posit
ive
a
nd
neg
at
ive
le
vels
are
synthesiz
e
d
at
load
(
V
o
)
us
in
g
the
eq
ua
ti
on
s
(
5)
a
nd
(6).
At
loa
d
(
V
o
)
,
the
synth
esi
zed
ste
pp
e
d o
utput
vo
lt
age
level
w
il
l be obtai
ne
d as m
entioned
be
low:
V
0
,
ma
x
=
∑
+
V
i
n
i
=
1
,
If
S
1
,
S
4
=
1
(5)
V
0
,
ma
x
=
∑
−
V
i
n
i
=
1
,
If
S
2
,
S
3
=
1
(6)
Figure
6
.
Pro
pose
d
AML
I
i
nverter
to
po
l
ogy
3.2.
PWM
p
attern
for swi
tches
(Sa
1
t
o Sa
6)
of
proposed
MLI usin
g Round
Modul
at
i
on
c
on
t
rol
The
Ro
und
Modula
ti
on
co
nt
ro
l
(RMC
)
te
chn
i
qu
e
is
al
s
o
known
a
s
ne
arest
le
vel
co
ntr
ol
(NLC
)
te
chn
iq
ue.
In
t
his
m
et
ho
d,
th
e
sel
ect
ion
of
a
near
est
volt
age
le
vel
is
gen
erate
d
by
co
m
par
ing
the
de
sired
sinu
s
oid
al
ref
e
ren
ce
with
c
orres
pondin
g
in
ver
te
r
outp
ut
vo
lt
age
le
vel.
The
c
ontrol
diag
ram
to
gen
erat
e
switc
hing
sig
na
ls
for
the
s
witc
hes
(
Sa1
t
o
S
a6)
by
RM
C
sel
ect
ion
co
ntr
ol
is
as
sh
ow
n
in
Fig
ure
7.
Th
e
m
ai
n
adv
a
ntage
of
usi
ng RM
C i
s th
at
it
can be eas
il
y extend
e
d
t
o any
nu
m
ber
of level
s [1
3
]
-
[
14]
.
Figure
7
.
RM
C sel
ect
ion
c
ontr
ol d
ia
gr
am
3.3.
Contr
ol
of
in
ve
rting
swi
tche
s in
MLI (Sa
7 to Sa1
0)
The
sim
ple
con
tr
ol
strat
egy
to
pro
duce
puls
es
to
inv
e
rtin
g
ci
rcu
it
of
ML
I
was
s
how
n
in
F
igure
8.
I
n
this
si
m
ple
c
on
t
ro
l
strat
eg
y,
the
values
of
I
d(re
f
)
an
d
I
q(ref
)
c
ompone
nts
are
di
rectl
y
fed
to
dq
-
a
bc
trans
form
ation
al
ong
with
th
e
wav
e
sh
a
pe
inf
or
m
at
ion
from
PLL.
The
ob
ta
ine
d
ref
e
re
nce
cu
rr
e
nt
sig
nal
in
‘
abc
’
co
-
ordi
na
te
s ar
e again
com
par
ed
with
act
ual co
m
po
ne
nts o
f
c
urren
t
s f
ro
m
thr
ee phases. Th
e er
ror
sign
al
is
sent
to
P
W
M
ge
ner
at
or
t
o
pro
duce
pu
lse
s
to
s
witc
hes
in
in
ve
rting
ci
r
cuit
of
ML
I.
O
nly
three
dri
ve
ci
rcu
it
s
Evaluation Warning : The document was created with Spire.PDF for Python.
In
t J
Elec
&
C
om
p
En
g
IS
S
N:
20
88
-
8708
Grid
C
onnecte
d Dist
ribu
te
d Gen
e
ra
ti
on
Sys
te
m
wi
th
High
Volta
ge
.
..
(
S.
Nagar
aja
Ra
o)
4053
are
em
plo
ye
d
and
us
i
ng
not
sign
al
s,
pu
lse
s
are
sent
t
o
re
m
ai
nin
g
s
witc
hes.
T
hree
-
pha
se
curre
nts
are
fed
t
o
gr
i
d
a
nd acti
ve
pow
e
r
is
fe
d
t
o gr
i
d.
Figure
8
.
Sim
ple co
nt
ro
l st
rategy f
or in
ver
ti
ng circ
uit of M
LI
Com
plete
ph
eno
m
enon
of
re
new
a
ble
e
nerg
y
so
urce
fe
d
DC
-
DC
co
nve
rters
f
or
hi
gh
vo
lt
age
-
gain
boos
ti
ng
and sin
gle in
pu
t
m
ulti
-
ou
tp
ut
vo
lt
age
b
al
a
nci
ng w
it
h p
r
opose
d 15
-
le
vel i
nverter is
de
picte
d
in
F
ig
ure
9.
Figure
9
.
Com
plete
phenom
enon o
f
re
ne
wa
ble en
e
r
gy sou
rce f
e
d DC
-
DC
conv
e
rters
for
high
vo
lt
ag
e
-
ga
in
boos
ti
ng a
nd S
IMO v
oltage
ba
la
ncing w
it
h pro
po
se
d AML
I
Gr
i
d
vo
lt
age
is
ta
ke
n
as
re
fere
nce
a
nd
f
ed
to
ph
a
se
loc
ke
d
loop
to
e
xtrac
t
the
f
re
qu
e
ncy
com
ponen
t
to
ge
ner
at
e
I
d
and
I
q
re
fer
e
nce
com
po
ne
nts
usi
ng
act
ive
a
nd
reacti
ve
po
we
r
eq
uatio
ns
.
T
he
ref
e
ren
ce
I
d
a
nd
I
q
are
co
nverte
d
to
‘a
bc
’
f
ra
m
e
with
f
requ
ency
com
pone
nt
extr
act
ed
from
gr
id
vo
lt
a
ge.
T
his
is
ta
ken
as
ref
e
ren
ce
c
urr
ent
for
gri
d.
Actual
cu
rr
e
nt
is
m
easur
ed
f
ro
m
gr
id
an
d
com
par
ed
wit
h
ref
e
re
nce
cu
rr
e
nt
to
gen
e
rate
P
W
M
pu
lse
s
f
or
H
-
br
i
dg
e
ci
rcui
t.
Table
1
s
hows
the
syst
e
m
par
am
et
ers
us
e
d
to
desig
n
si
m
ulin
m
od
el
s.
Evaluation Warning : The document was created with Spire.PDF for Python.
IS
S
N
:
2088
-
8708
In
t J
Elec
&
C
om
p
En
g,
V
ol.
8
, N
o.
6
,
Dece
m
ber
201
8
:
4047
-
4059
4054
Table
1.
Syst
em
Pap
ram
e
te
rs
Para
m
eter
Valu
e
Load
Resis
tan
ce
1
0
Ω
Load
I
n
d
u
ctan
ce
1
0
m
H
RES Outp
u
t
DC
-
Link
vo
ltag
e t
o
M
LI
5
0
V
4
4
0
V
4.
RESU
LT
S
A
ND AN
ALYSIS
Re
new
a
ble
en
e
rg
y
sou
rce
outp
ut
is
sh
own
in
Fi
gure
10.
Re
new
a
ble
energy
source
delivers
50
V
ou
t
pu
t
an
d
fee
ds
DC
-
DC
co
nverter
.
The
out
pu
t
of
DC
-
DC
MB
C
con
ve
rter
is
sh
own
in
F
igure
11.
T
he
50
V
ou
t
pu
t
f
r
om
R
ES
is
boos
te
d
to
30
0
V
by
high
gai
n
DC
-
DC
conve
rter.
T
he
ou
t
pu
t
of
S
IM
O
co
nverter
t
o
boos
t
the
input
vo
lt
a
ge
an
d
al
so
to p
r
ovide
capaci
tor
volt
age
bal
ance
is
sh
ow
n
in
F
igure
12.
S
IMO
co
nverter
boos
ts
vo
lt
age
of
300
V
f
r
om
MB
C
c
onve
rter to 4
40
V
as
sho
wn in
F
igure
12.
Figure
1
0
.
RE
S outp
ut
vo
lt
ag
e
Figure
1
1
.
Hi
gh
-
gain
D
C
-
DC
Co
nv
e
rter
outpu
t
Figure
1
2
.
SI
M
O
c
onve
rter
outpu
t
Evaluation Warning : The document was created with Spire.PDF for Python.
In
t J
Elec
&
C
om
p
En
g
IS
S
N:
20
88
-
8708
Grid
C
onnecte
d Dist
ribu
te
d Gen
e
ra
ti
on
Sys
te
m
wi
th
High
Volta
ge
.
..
(
S.
Nagar
aja
Ra
o)
4055
Figure
13
sho
ws
the
volt
age
acro
s
s
each
ca
pacit
or
of
S
IMO
co
nverte
r.
E
ach
ca
pacit
or
m
ai
ntains
the
diff
e
re
nt
volt
age
le
vels
an
d
vo
lt
age
ba
la
nc
e
is
achie
ved
a
cro
ss
al
l
th
ree
capaci
tors
of
S
IMO
c
onve
rter
.
T
he
three ca
pacit
or
outp
ut volt
age
s ar
e
fe
d
to
MLI.
Figure
1
3
.
V
oltage ac
ro
s
s eac
h
ca
pacit
or of
SI
MO
con
ver
t
er
4.1.
Fixed
act
i
ve
p
ower fe
d to gr
id
Figure
14
s
ho
ws
t
he
th
ree
-
phase
15
le
vel
outp
ut
vo
lt
ages
of
pro
pose
d
in
ver
te
r
a
nd
F
ig
ur
e
15
sho
w
s
the
phase
volt
age
TH
D
anal
ysi
s
of
pro
pos
ed
15
le
vel
in
ver
te
r
.
Ha
rm
on
ic
disto
rtion
of
5.57
%
is
present
in
ph
a
se
vo
lt
age
of prop
os
e
d
in
ver
te
r
whil
e se
nd
i
ng f
i
xed act
ive po
wer com
pone
nt fro
m
DG to
grid
.
Figure
1
4
.
T
hr
ee Ph
a
se
vo
lt
a
ges of p
r
opos
e
d
7
-
le
vel in
ver
t
er
with f
i
xed lo
ad
Figure
1
5
.
T
H
D
a
naly
sis o
f
P
hase
volt
age
of prop
os
ed
15
-
le
vel in
ver
te
r
Evaluation Warning : The document was created with Spire.PDF for Python.
IS
S
N
:
2088
-
8708
In
t J
Elec
&
C
om
p
En
g,
V
ol.
8
, N
o.
6
,
Dece
m
ber
201
8
:
4047
-
4059
4056
Figure
16
il
lu
strat
es
the
t
hree
-
phase
gri
d
vo
lt
age
s
a
nd
F
igure
17
il
lu
strat
es
the
t
hree
-
phase
gri
d
currents
w
hile
sen
ding
fi
xe
d
act
ive
po
wer
c
om
po
ne
nt
f
r
om
DG
to
gr
i
d.
G
rid
volt
age
i
s
m
ai
ntained
a
t
320V
peak
a
nd
gri
d
currents
a
re
with
60
A
pea
k.
Si
nce
fi
xed
act
ive
powe
r
com
po
ne
nt
is
fed
from
DG
to
gri
d,
so
urce c
urre
nt
is m
a
intai
ned
with c
onsta
nt
pe
ak
in
all
the t
hr
ee
phases
.
Figure
1
6
.
T
hr
ee p
hase
gr
i
d v
oltages
Figure
1
7
.
T
hr
ee p
hase
gr
i
d
c
urren
ts
Figure
18 in
dicat
es the THD i
n
gri
d cu
rr
e
nt
wh
e
n feedi
ng fi
xed
acti
ve
po
wer
c
om
po
ne
nt
f
r
om
D
G
to
gr
i
d.
Har
m
on
ic
distor
ti
on
of
3.8
0
%
is
prese
nt
w
hich
is
lo
w
an
d
near
ly
a
ccepta
ble.
Fig
ure
19
in
dicat
es
powe
r
factor
an
gle
be
tween
gr
i
d
volt
age
a
nd
c
ur
ren
t.
N
o
phas
e
differe
nce
be
tween
gr
i
d
volt
age
a
nd
c
ur
ren
t
is
pr
ese
nt a
nd h
e
nce
powe
r
fact
or is m
ai
ntained near
unit
y.
Figure
1
8
.
T
H
D
in
grid
curre
nt
Evaluation Warning : The document was created with Spire.PDF for Python.